Message ID | 20180725191417.3313-1-wsa+renesas@sang-engineering.com (mailing list archive) |
---|---|
State | Awaiting Upstream, archived |
Headers | show |
Series | clk: renesas: r8a77965: Add SATA clock | expand |
On Wed, Jul 25, 2018 at 9:14 PM Wolfram Sang <wsa+renesas@sang-engineering.com> wrote: > From: Takeshi Kihara <takeshi.kihara.df@renesas.com> > > This patch adds SATA clock to the R8A77965 SoC. > > Signed-off-by: Takeshi Kihara <takeshi.kihara.df@renesas.com> > [wsa: rebased to upstream base] > Signed-off-by: Wolfram Sang <wsa+renesas@sang-engineering.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> i.e. will queue in clk-renesas-for-v4.20. Gr{oetje,eeting}s, Geert
On Wed, Jul 25, 2018 at 09:14:17PM +0200, Wolfram Sang wrote: > From: Takeshi Kihara <takeshi.kihara.df@renesas.com> > > This patch adds SATA clock to the R8A77965 SoC. > > Signed-off-by: Takeshi Kihara <takeshi.kihara.df@renesas.com> > [wsa: rebased to upstream base] > Signed-off-by: Wolfram Sang <wsa+renesas@sang-engineering.com> Reviewed-by: Simon Horman <horms+renesas@verge.net.au> -- To unsubscribe from this list: send the line "unsubscribe linux-clk" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html
diff --git a/drivers/clk/renesas/r8a77965-cpg-mssr.c b/drivers/clk/renesas/r8a77965-cpg-mssr.c index 8fae5e9c4a77..98c97f2cc7cb 100644 --- a/drivers/clk/renesas/r8a77965-cpg-mssr.c +++ b/drivers/clk/renesas/r8a77965-cpg-mssr.c @@ -192,6 +192,7 @@ static const struct mssr_mod_clk r8a77965_mod_clks[] __initconst = { DEF_MOD("vin1", 810, R8A77965_CLK_S0D2), DEF_MOD("vin0", 811, R8A77965_CLK_S0D2), DEF_MOD("etheravb", 812, R8A77965_CLK_S0D6), + DEF_MOD("sata0", 815, R8A77965_CLK_S3D2), DEF_MOD("imr1", 822, R8A77965_CLK_S0D2), DEF_MOD("imr0", 823, R8A77965_CLK_S0D2),