diff mbox

mmc: remove not using parameter in struct mmc_ios

Message ID 4E3FA81C.1000702@samsung.com (mailing list archive)
State New, archived
Headers show

Commit Message

Jaehoon Chung Aug. 8, 2011, 9:10 a.m. UTC 
This patch is removed ddr parameter in struct mmc_ios.

If applied Seungwon's Patch([PATCH] mmc: dw_mmc: Fix DDR mode support.), no more used.

Signed-off-by: Jaehoon Chung <jh80.chung@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
---
 include/linux/mmc/host.h |    2 --
 1 files changed, 0 insertions(+), 2 deletions(-)

--
To unsubscribe from this list: send the line "unsubscribe linux-mmc" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html

Comments

Chris Ball Aug. 11, 2011, 9:40 p.m. UTC | #1 
Hi Jaehoon,

On Mon, Aug 08 2011, Jaehoon Chung wrote:
> This patch is removed ddr parameter in struct mmc_ios.
>
> If applied Seungwon's Patch([PATCH] mmc: dw_mmc: Fix DDR mode
> support.), no more used.
>
> Signed-off-by: Jaehoon Chung <jh80.chung@samsung.com>
> Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
> ---
>  include/linux/mmc/host.h |    2 --
>  1 files changed, 0 insertions(+), 2 deletions(-)
>
> diff --git a/include/linux/mmc/host.h b/include/linux/mmc/host.h
> index 0f83858..1d09562 100644
> --- a/include/linux/mmc/host.h
> +++ b/include/linux/mmc/host.h
> @@ -56,8 +56,6 @@ struct mmc_ios {
>  #define MMC_TIMING_UHS_SDR104	4
>  #define MMC_TIMING_UHS_DDR50	5
>  
> -	unsigned char	ddr;			/* dual data rate used */
> -
>  #define MMC_SDR_MODE		0
>  #define MMC_1_2V_DDR_MODE	1
>  #define MMC_1_8V_DDR_MODE	2

Thanks, pushed to mmc-next for 3.1.

- Chris.
diff mbox

Patch

diff --git a/include/linux/mmc/host.h b/include/linux/mmc/host.h
index 0f83858..1d09562 100644
--- a/include/linux/mmc/host.h
+++ b/include/linux/mmc/host.h
@@ -56,8 +56,6 @@  struct mmc_ios {
 #define MMC_TIMING_UHS_SDR104	4
 #define MMC_TIMING_UHS_DDR50	5
 
-	unsigned char	ddr;			/* dual data rate used */
-
 #define MMC_SDR_MODE		0
 #define MMC_1_2V_DDR_MODE	1
 #define MMC_1_8V_DDR_MODE	2