Message ID | 20210212180010.221129-5-Shyam-sundar.S-k@amd.com (mailing list archive) |
---|---|
State | Superseded |
Delegated to: | Netdev Maintainers |
Headers | show |
Series | Bug fixes to amd-xgbe driver | expand |
Context | Check | Description |
---|---|---|
netdev/cover_letter | success | Link |
netdev/fixes_present | success | Link |
netdev/patch_count | success | Link |
netdev/tree_selection | success | Guessed tree name to be net-next |
netdev/subject_prefix | warning | Target tree name not specified in the subject |
netdev/cc_maintainers | success | CCed 4 of 4 maintainers |
netdev/source_inline | success | Was 0 now: 0 |
netdev/verify_signedoff | success | Link |
netdev/module_param | success | Was 0 now: 0 |
netdev/build_32bit | success | Errors and warnings before: 0 this patch: 0 |
netdev/kdoc | success | Errors and warnings before: 0 this patch: 0 |
netdev/verify_fixes | success | Link |
netdev/checkpatch | success | total: 0 errors, 0 warnings, 0 checks, 12 lines checked |
netdev/build_allmodconfig_warn | success | Errors and warnings before: 0 this patch: 0 |
netdev/header_inline | success | Link |
netdev/stable | success | Stable not CCed |
On 2/12/2021 10:00 AM, Shyam Sundar S K wrote: > Frequent link up/down events can happen when a Bel Fuse SFP part is > connected to the amd-xgbe device. Try to avoid the frequent link > issues by resetting the PHY as documented in Bel Fuse SFP datasheets. > > Signed-off-by: Sudheesh Mavila <sudheesh.mavila@amd.com> > Signed-off-by: Shyam Sundar S K <Shyam-sundar.S-k@amd.com> > --- > drivers/net/ethernet/amd/xgbe/xgbe-phy-v2.c | 6 ++++++ > 1 file changed, 6 insertions(+) > > diff --git a/drivers/net/ethernet/amd/xgbe/xgbe-phy-v2.c b/drivers/net/ethernet/amd/xgbe/xgbe-phy-v2.c > index 1bb468ac9635..e328fd9bd294 100644 > --- a/drivers/net/ethernet/amd/xgbe/xgbe-phy-v2.c > +++ b/drivers/net/ethernet/amd/xgbe/xgbe-phy-v2.c > @@ -922,6 +922,12 @@ static bool xgbe_phy_belfuse_phy_quirks(struct xgbe_prv_data *pdata) > if ((phy_id & 0xfffffff0) != 0x03625d10) > return false; > > + /* Reset PHY - wait for self-clearing reset bit to clear */ > + reg = phy_read(phy_data->phydev, 0x00); > + phy_write(phy_data->phydev, 0x00, reg | 0x8000); > + read_poll_timeout(phy_read, reg, !(reg & 0x8000) || reg < 0, > + 10000, 50000, true, phy_data->phydev, 0x0); Can you use the standard register definitions from include/linux/mii.h here? You are doing a software reset of the PHY through the BMCR.RESET register, so you might as well make that clear. > + > /* Disable RGMII mode */ > phy_write(phy_data->phydev, 0x18, 0x7007); > reg = phy_read(phy_data->phydev, 0x18); >
On 2/12/21 12:00 PM, Shyam Sundar S K wrote: > Frequent link up/down events can happen when a Bel Fuse SFP part is > connected to the amd-xgbe device. Try to avoid the frequent link > issues by resetting the PHY as documented in Bel Fuse SFP datasheets. > > Signed-off-by: Sudheesh Mavila <sudheesh.mavila@amd.com> > Signed-off-by: Shyam Sundar S K <Shyam-sundar.S-k@amd.com> Same comment about Co-developed-by: tag as previous patch. With that addressed, Acked-by: Tom Lendacky <thomas.lendacky@amd.com> > --- > drivers/net/ethernet/amd/xgbe/xgbe-phy-v2.c | 6 ++++++ > 1 file changed, 6 insertions(+) > > diff --git a/drivers/net/ethernet/amd/xgbe/xgbe-phy-v2.c b/drivers/net/ethernet/amd/xgbe/xgbe-phy-v2.c > index 1bb468ac9635..e328fd9bd294 100644 > --- a/drivers/net/ethernet/amd/xgbe/xgbe-phy-v2.c > +++ b/drivers/net/ethernet/amd/xgbe/xgbe-phy-v2.c > @@ -922,6 +922,12 @@ static bool xgbe_phy_belfuse_phy_quirks(struct xgbe_prv_data *pdata) > if ((phy_id & 0xfffffff0) != 0x03625d10) > return false; > > + /* Reset PHY - wait for self-clearing reset bit to clear */ > + reg = phy_read(phy_data->phydev, 0x00); > + phy_write(phy_data->phydev, 0x00, reg | 0x8000); > + read_poll_timeout(phy_read, reg, !(reg & 0x8000) || reg < 0, > + 10000, 50000, true, phy_data->phydev, 0x0); > + > /* Disable RGMII mode */ > phy_write(phy_data->phydev, 0x18, 0x7007); > reg = phy_read(phy_data->phydev, 0x18); >
On 12.02.2021 19:00, Shyam Sundar S K wrote: > Frequent link up/down events can happen when a Bel Fuse SFP part is > connected to the amd-xgbe device. Try to avoid the frequent link > issues by resetting the PHY as documented in Bel Fuse SFP datasheets. > > Signed-off-by: Sudheesh Mavila <sudheesh.mavila@amd.com> > Signed-off-by: Shyam Sundar S K <Shyam-sundar.S-k@amd.com> > --- > drivers/net/ethernet/amd/xgbe/xgbe-phy-v2.c | 6 ++++++ > 1 file changed, 6 insertions(+) > > diff --git a/drivers/net/ethernet/amd/xgbe/xgbe-phy-v2.c b/drivers/net/ethernet/amd/xgbe/xgbe-phy-v2.c > index 1bb468ac9635..e328fd9bd294 100644 > --- a/drivers/net/ethernet/amd/xgbe/xgbe-phy-v2.c > +++ b/drivers/net/ethernet/amd/xgbe/xgbe-phy-v2.c > @@ -922,6 +922,12 @@ static bool xgbe_phy_belfuse_phy_quirks(struct xgbe_prv_data *pdata) > if ((phy_id & 0xfffffff0) != 0x03625d10) > return false; > > + /* Reset PHY - wait for self-clearing reset bit to clear */ > + reg = phy_read(phy_data->phydev, 0x00); > + phy_write(phy_data->phydev, 0x00, reg | 0x8000); > + read_poll_timeout(phy_read, reg, !(reg & 0x8000) || reg < 0, > + 10000, 50000, true, phy_data->phydev, 0x0); > + Why don't you simply use genphy_soft_reset() ? Also it's not too nice to use magic register and bit numbers, there are constants available, e.g. 0x00 = MII_BMCR > /* Disable RGMII mode */ > phy_write(phy_data->phydev, 0x18, 0x7007); > reg = phy_read(phy_data->phydev, 0x18); >
diff --git a/drivers/net/ethernet/amd/xgbe/xgbe-phy-v2.c b/drivers/net/ethernet/amd/xgbe/xgbe-phy-v2.c index 1bb468ac9635..e328fd9bd294 100644 --- a/drivers/net/ethernet/amd/xgbe/xgbe-phy-v2.c +++ b/drivers/net/ethernet/amd/xgbe/xgbe-phy-v2.c @@ -922,6 +922,12 @@ static bool xgbe_phy_belfuse_phy_quirks(struct xgbe_prv_data *pdata) if ((phy_id & 0xfffffff0) != 0x03625d10) return false; + /* Reset PHY - wait for self-clearing reset bit to clear */ + reg = phy_read(phy_data->phydev, 0x00); + phy_write(phy_data->phydev, 0x00, reg | 0x8000); + read_poll_timeout(phy_read, reg, !(reg & 0x8000) || reg < 0, + 10000, 50000, true, phy_data->phydev, 0x0); + /* Disable RGMII mode */ phy_write(phy_data->phydev, 0x18, 0x7007); reg = phy_read(phy_data->phydev, 0x18);