| Message ID | 1646758500-3776-2-git-send-email-quic_vpolimer@quicinc.com (mailing list archive) |
|---|---|
| State | New, archived |
| Headers | show |
| Series | Update mdp clk to max supported value to support higher refresh rates | expand |
Quoting Vinod Polimera (2022-03-08 08:54:56) > Kernel clock driver assumes that initial rate is the > max rate for that clock and was not allowing it to scale > beyond the assigned clock value. How? I see ftbl_disp_cc_mdss_mdp_clk_src[] has multiple frequencies and clk_rcg2_shared_ops so it doesn't look like anything in the clk driver is preventing the frequency from changing beyond the assigned value. > > Drop the assigned clock rate property and vote on the mdp clock as per > calculated value during the usecase. > > Changes in v2: > - Remove assigned-clock-rate property and set mdp clk during resume sequence. > - Add fixes tag. > > Changes in v3: > - Remove extra line after fixes tag.(Stephen Boyd) This changelog should be removed. > > Fixes: 62fbdce91("arm64: dts: qcom: sc7280: add display dt nodes") I thought folks were saying that this is bad to keep? I don't really mind either way, but I guess it's better to drop the fixes tag because this is largely a performance improvement? > Signed-off-by: Vinod Polimera <quic_vpolimer@quicinc.com> > Reviewed-by: Stephen Boyd <swboyd@chromium.org>
> -----Original Message----- > From: Stephen Boyd <swboyd@chromium.org> > Sent: Wednesday, March 9, 2022 1:36 AM > To: quic_vpolimer <quic_vpolimer@quicinc.com>; > devicetree@vger.kernel.org; dri-devel@lists.freedesktop.org; > freedreno@lists.freedesktop.org; linux-arm-msm@vger.kernel.org > Cc: linux-kernel@vger.kernel.org; robdclark@gmail.com; > dianders@chromium.org; quic_kalyant <quic_kalyant@quicinc.com> > Subject: Re: [PATCH v5 1/5] arm64/dts/qcom/sc7280: remove assigned-clock- > rate property for mdp clk > > WARNING: This email originated from outside of Qualcomm. Please be wary > of any links or attachments, and do not enable macros. > > Quoting Vinod Polimera (2022-03-08 08:54:56) > > Kernel clock driver assumes that initial rate is the > > max rate for that clock and was not allowing it to scale > > beyond the assigned clock value. > > How? I see ftbl_disp_cc_mdss_mdp_clk_src[] has multiple frequencies and > clk_rcg2_shared_ops so it doesn't look like anything in the clk driver > is preventing the frequency from changing beyond the assigned value. Folowing the comment of Stephen, i have checked a bit more. it appears that clock driver is not setting the max clock from assgined clocks, dpu driver is doing that. i am planning to fix it as below. 1) assign ULONG_MAX to max_rate while initializing clock in dpu driver. 2) remove unnecessary checks in the core_perf library. If rate doesn't match with the entries in the opp table, it will throw error, hence furthur checks are not needed. 3) no changes in dt are required. (we can drop all the posted ones) Changes : ```--- a/drivers/gpu/drm/msm/disp/dpu1/dpu_core_perf.c +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_core_perf.c @@ -284,17 +284,6 @@ void dpu_core_perf_crtc_release_bw(struct drm_crtc *crtc) } } -static int _dpu_core_perf_set_core_clk_rate(struct dpu_kms *kms, u64 rate) -{ - struct dss_clk *core_clk = kms->perf.core_clk; - - if (core_clk->max_rate && (rate > core_clk->max_rate)) - rate = core_clk->max_rate; - - core_clk->rate = rate; - return dev_pm_opp_set_rate(&kms->pdev->dev, core_clk->rate); -} - static u64 _dpu_core_perf_get_core_clk_rate(struct dpu_kms *kms) { u64 clk_rate = kms->perf.perf_tune.min_core_clk; @@ -405,7 +394,7 @@ int dpu_core_perf_crtc_update(struct drm_crtc *crtc, trace_dpu_core_perf_update_clk(kms->dev, stop_req, clk_rate); - ret = _dpu_core_perf_set_core_clk_rate(kms, clk_rate); + ret = dev_pm_opp_set_rate(&kms->pdev->dev, clk_rate); if (ret) { DPU_ERROR("failed to set %s clock rate %llu\n", kms->perf.core_clk->clk_name, clk_rate); --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_io_util.c +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_io_util.c @@ -175,7 +175,7 @@ int msm_dss_parse_clock(struct platform_device *pdev, continue; mp->clk_config[i].rate = rate; mp->clk_config[i].type = DSS_CLK_PCLK; - mp->clk_config[i].max_rate = rate; + mp->clk_config[i].max_rate = ULONG_MAX; } mp->num_clk = num_clk; --``` Thanks, Vinod. > > > > > Drop the assigned clock rate property and vote on the mdp clock as per > > calculated value during the usecase. > > > > Changes in v2: > > - Remove assigned-clock-rate property and set mdp clk during resume > sequence. > > - Add fixes tag. > > > > Changes in v3: > > - Remove extra line after fixes tag.(Stephen Boyd) > > This changelog should be removed. > > > > > Fixes: 62fbdce91("arm64: dts: qcom: sc7280: add display dt nodes") > > I thought folks were saying that this is bad to keep? I don't really > mind either way, but I guess it's better to drop the fixes tag because > this is largely a performance improvement? > > > Signed-off-by: Vinod Polimera <quic_vpolimer@quicinc.com> > > Reviewed-by: Stephen Boyd <swboyd@chromium.org>
On Fri, 11 Mar 2022 at 11:06, Vinod Polimera <vpolimer@qti.qualcomm.com> wrote: > > > > > -----Original Message----- > > From: Stephen Boyd <swboyd@chromium.org> > > Sent: Wednesday, March 9, 2022 1:36 AM > > To: quic_vpolimer <quic_vpolimer@quicinc.com>; > > devicetree@vger.kernel.org; dri-devel@lists.freedesktop.org; > > freedreno@lists.freedesktop.org; linux-arm-msm@vger.kernel.org > > Cc: linux-kernel@vger.kernel.org; robdclark@gmail.com; > > dianders@chromium.org; quic_kalyant <quic_kalyant@quicinc.com> > > Subject: Re: [PATCH v5 1/5] arm64/dts/qcom/sc7280: remove assigned-clock- > > rate property for mdp clk > > > > WARNING: This email originated from outside of Qualcomm. Please be wary > > of any links or attachments, and do not enable macros. > > > > Quoting Vinod Polimera (2022-03-08 08:54:56) > > > Kernel clock driver assumes that initial rate is the > > > max rate for that clock and was not allowing it to scale > > > beyond the assigned clock value. > > > > How? I see ftbl_disp_cc_mdss_mdp_clk_src[] has multiple frequencies and > > clk_rcg2_shared_ops so it doesn't look like anything in the clk driver > > is preventing the frequency from changing beyond the assigned value. > > Folowing the comment of Stephen, i have checked a bit more. it appears that clock driver is not setting the max clock from assgined clocks, dpu driver is doing that. > i am planning to fix it as below. > 1) assign ULONG_MAX to max_rate while initializing clock in dpu driver. > 2) remove unnecessary checks in the core_perf library. If rate doesn't match with the entries in the opp table, it will throw error, hence furthur checks are not needed. > 3) no changes in dt are required. (we can drop all the posted ones) Why? They made perfect sense. The dts assignments should be replaced by the opp setting in the bind function, as this would also set the performance point of the respective power domain. > > Changes : > ```--- a/drivers/gpu/drm/msm/disp/dpu1/dpu_core_perf.c > +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_core_perf.c > @@ -284,17 +284,6 @@ void dpu_core_perf_crtc_release_bw(struct drm_crtc *crtc) > } > } > > -static int _dpu_core_perf_set_core_clk_rate(struct dpu_kms *kms, u64 rate) > -{ > - struct dss_clk *core_clk = kms->perf.core_clk; > - > - if (core_clk->max_rate && (rate > core_clk->max_rate)) > - rate = core_clk->max_rate; > - > - core_clk->rate = rate; > - return dev_pm_opp_set_rate(&kms->pdev->dev, core_clk->rate); > -} > - > static u64 _dpu_core_perf_get_core_clk_rate(struct dpu_kms *kms) > { > u64 clk_rate = kms->perf.perf_tune.min_core_clk; > @@ -405,7 +394,7 @@ int dpu_core_perf_crtc_update(struct drm_crtc *crtc, > > trace_dpu_core_perf_update_clk(kms->dev, stop_req, clk_rate); > > - ret = _dpu_core_perf_set_core_clk_rate(kms, clk_rate); > + ret = dev_pm_opp_set_rate(&kms->pdev->dev, clk_rate); > if (ret) { > DPU_ERROR("failed to set %s clock rate %llu\n", > kms->perf.core_clk->clk_name, clk_rate); > --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_io_util.c > +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_io_util.c This file has been removed in msm/next > @@ -175,7 +175,7 @@ int msm_dss_parse_clock(struct platform_device *pdev, > continue; > mp->clk_config[i].rate = rate; > mp->clk_config[i].type = DSS_CLK_PCLK; > - mp->clk_config[i].max_rate = rate; > + mp->clk_config[i].max_rate = ULONG_MAX; > } > > mp->num_clk = num_clk; > --``` > > Thanks, > Vinod. > > > > > > > > > Drop the assigned clock rate property and vote on the mdp clock as per > > > calculated value during the usecase. > > > > > > Changes in v2: > > > - Remove assigned-clock-rate property and set mdp clk during resume > > sequence. > > > - Add fixes tag. > > > > > > Changes in v3: > > > - Remove extra line after fixes tag.(Stephen Boyd) > > > > This changelog should be removed. > > > > > > > > Fixes: 62fbdce91("arm64: dts: qcom: sc7280: add display dt nodes") > > > > I thought folks were saying that this is bad to keep? I don't really > > mind either way, but I guess it's better to drop the fixes tag because > > this is largely a performance improvement? > > > > > Signed-off-by: Vinod Polimera <quic_vpolimer@quicinc.com> > > > Reviewed-by: Stephen Boyd <swboyd@chromium.org>
On Tue 08 Mar 10:54 CST 2022, Vinod Polimera wrote: Please run: git log --oneline --no-decorate -- arch/arm64/boot/dts/qcom/sc7280.dtsi and make sure your $subject is prefixed according to all other sc7280-specific changes. > Kernel clock driver assumes that initial rate is the > max rate for that clock and was not allowing it to scale > beyond the assigned clock value. > > Drop the assigned clock rate property and vote on the mdp clock as per > calculated value during the usecase. > > Changes in v2: > - Remove assigned-clock-rate property and set mdp clk during resume sequence. > - Add fixes tag. > > Changes in v3: > - Remove extra line after fixes tag.(Stephen Boyd) It's only in drivers/drm that the changelog goes in the commit message, so please move this below the ---. Thanks, Bjorn > > Fixes: 62fbdce91("arm64: dts: qcom: sc7280: add display dt nodes") > Signed-off-by: Vinod Polimera <quic_vpolimer@quicinc.com> > Reviewed-by: Stephen Boyd <swboyd@chromium.org> > --- > arch/arm64/boot/dts/qcom/sc7280.dtsi | 9 ++------- > 1 file changed, 2 insertions(+), 7 deletions(-) > > diff --git a/arch/arm64/boot/dts/qcom/sc7280.dtsi b/arch/arm64/boot/dts/qcom/sc7280.dtsi > index baf1653..408cf6c 100644 > --- a/arch/arm64/boot/dts/qcom/sc7280.dtsi > +++ b/arch/arm64/boot/dts/qcom/sc7280.dtsi > @@ -2856,9 +2856,6 @@ > "ahb", > "core"; > > - assigned-clocks = <&dispcc DISP_CC_MDSS_MDP_CLK>; > - assigned-clock-rates = <300000000>; > - > interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>; > interrupt-controller; > #interrupt-cells = <1>; > @@ -2892,11 +2889,9 @@ > "lut", > "core", > "vsync"; > - assigned-clocks = <&dispcc DISP_CC_MDSS_MDP_CLK>, > - <&dispcc DISP_CC_MDSS_VSYNC_CLK>, > + assigned-clocks = <&dispcc DISP_CC_MDSS_VSYNC_CLK>, > <&dispcc DISP_CC_MDSS_AHB_CLK>; > - assigned-clock-rates = <300000000>, > - <19200000>, > + assigned-clock-rates = <19200000>, > <19200000>; > operating-points-v2 = <&mdp_opp_table>; > power-domains = <&rpmhpd SC7280_CX>; > -- > 2.7.4 >
Hi, On Fri, Mar 11, 2022 at 1:22 AM Dmitry Baryshkov <dmitry.baryshkov@linaro.org> wrote: > > On Fri, 11 Mar 2022 at 11:06, Vinod Polimera <vpolimer@qti.qualcomm.com> wrote: > > > > > > > > > -----Original Message----- > > > From: Stephen Boyd <swboyd@chromium.org> > > > Sent: Wednesday, March 9, 2022 1:36 AM > > > To: quic_vpolimer <quic_vpolimer@quicinc.com>; > > > devicetree@vger.kernel.org; dri-devel@lists.freedesktop.org; > > > freedreno@lists.freedesktop.org; linux-arm-msm@vger.kernel.org > > > Cc: linux-kernel@vger.kernel.org; robdclark@gmail.com; > > > dianders@chromium.org; quic_kalyant <quic_kalyant@quicinc.com> > > > Subject: Re: [PATCH v5 1/5] arm64/dts/qcom/sc7280: remove assigned-clock- > > > rate property for mdp clk > > > > > > WARNING: This email originated from outside of Qualcomm. Please be wary > > > of any links or attachments, and do not enable macros. > > > > > > Quoting Vinod Polimera (2022-03-08 08:54:56) > > > > Kernel clock driver assumes that initial rate is the > > > > max rate for that clock and was not allowing it to scale > > > > beyond the assigned clock value. > > > > > > How? I see ftbl_disp_cc_mdss_mdp_clk_src[] has multiple frequencies and > > > clk_rcg2_shared_ops so it doesn't look like anything in the clk driver > > > is preventing the frequency from changing beyond the assigned value. > > > > Folowing the comment of Stephen, i have checked a bit more. it appears that clock driver is not setting the max clock from assgined clocks, dpu driver is doing that. > > i am planning to fix it as below. > > 1) assign ULONG_MAX to max_rate while initializing clock in dpu driver. > > 2) remove unnecessary checks in the core_perf library. If rate doesn't match with the entries in the opp table, it will throw error, hence furthur checks are not needed. > > 3) no changes in dt are required. (we can drop all the posted ones) > > Why? They made perfect sense. The dts assignments should be replaced > by the opp setting in the bind function, as this would also set the > performance point of the respective power domain. Right. You should still _post_ the dts patches. It's nice to avoid unneeded "assigned-clocks" in the dts. The patch description should just be clear that it relies on the driver patch and shouldn't land / be backported without the driver patch. > > Changes : > > ```--- a/drivers/gpu/drm/msm/disp/dpu1/dpu_core_perf.c > > +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_core_perf.c > > @@ -284,17 +284,6 @@ void dpu_core_perf_crtc_release_bw(struct drm_crtc *crtc) > > } > > } > > > > -static int _dpu_core_perf_set_core_clk_rate(struct dpu_kms *kms, u64 rate) > > -{ > > - struct dss_clk *core_clk = kms->perf.core_clk; > > - > > - if (core_clk->max_rate && (rate > core_clk->max_rate)) > > - rate = core_clk->max_rate; > > - > > - core_clk->rate = rate; > > - return dev_pm_opp_set_rate(&kms->pdev->dev, core_clk->rate); > > -} > > - > > static u64 _dpu_core_perf_get_core_clk_rate(struct dpu_kms *kms) > > { > > u64 clk_rate = kms->perf.perf_tune.min_core_clk; > > @@ -405,7 +394,7 @@ int dpu_core_perf_crtc_update(struct drm_crtc *crtc, > > > > trace_dpu_core_perf_update_clk(kms->dev, stop_req, clk_rate); > > > > - ret = _dpu_core_perf_set_core_clk_rate(kms, clk_rate); > > + ret = dev_pm_opp_set_rate(&kms->pdev->dev, clk_rate); > > if (ret) { > > DPU_ERROR("failed to set %s clock rate %llu\n", > > kms->perf.core_clk->clk_name, clk_rate); > > --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_io_util.c > > +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_io_util.c > > This file has been removed in msm/next To echo Dmitry, please make sure that your patch applies to msm-next, As I understand it, that means the branch msm-next on: https://gitlab.freedesktop.org/drm/msm.git -Doug
> -----Original Message----- > From: Doug Anderson <dianders@chromium.org> > Sent: Monday, March 14, 2022 7:28 PM > To: dmitry.baryshkov@linaro.org > Cc: Vinod Polimera <vpolimer@qti.qualcomm.com>; Stephen Boyd > <swboyd@chromium.org>; quic_vpolimer <quic_vpolimer@quicinc.com>; > devicetree@vger.kernel.org; dri-devel@lists.freedesktop.org; > freedreno@lists.freedesktop.org; linux-arm-msm@vger.kernel.org; linux- > kernel@vger.kernel.org; robdclark@gmail.com; quic_kalyant > <quic_kalyant@quicinc.com> > Subject: Re: [PATCH v5 1/5] arm64/dts/qcom/sc7280: remove assigned-clock- > rate property for mdp clk > > WARNING: This email originated from outside of Qualcomm. Please be wary > of any links or attachments, and do not enable macros. > > Hi, > > On Fri, Mar 11, 2022 at 1:22 AM Dmitry Baryshkov > <dmitry.baryshkov@linaro.org> wrote: > > > > On Fri, 11 Mar 2022 at 11:06, Vinod Polimera > <vpolimer@qti.qualcomm.com> wrote: > > > > > > > > > > > > > -----Original Message----- > > > > From: Stephen Boyd <swboyd@chromium.org> > > > > Sent: Wednesday, March 9, 2022 1:36 AM > > > > To: quic_vpolimer <quic_vpolimer@quicinc.com>; > > > > devicetree@vger.kernel.org; dri-devel@lists.freedesktop.org; > > > > freedreno@lists.freedesktop.org; linux-arm-msm@vger.kernel.org > > > > Cc: linux-kernel@vger.kernel.org; robdclark@gmail.com; > > > > dianders@chromium.org; quic_kalyant <quic_kalyant@quicinc.com> > > > > Subject: Re: [PATCH v5 1/5] arm64/dts/qcom/sc7280: remove assigned- > clock- > > > > rate property for mdp clk > > > > > > > > WARNING: This email originated from outside of Qualcomm. Please be > wary > > > > of any links or attachments, and do not enable macros. > > > > > > > > Quoting Vinod Polimera (2022-03-08 08:54:56) > > > > > Kernel clock driver assumes that initial rate is the > > > > > max rate for that clock and was not allowing it to scale > > > > > beyond the assigned clock value. > > > > > > > > How? I see ftbl_disp_cc_mdss_mdp_clk_src[] has multiple frequencies > and > > > > clk_rcg2_shared_ops so it doesn't look like anything in the clk driver > > > > is preventing the frequency from changing beyond the assigned value. > > > > > > Folowing the comment of Stephen, i have checked a bit more. it appears > that clock driver is not setting the max clock from assgined clocks, dpu driver > is doing that. > > > i am planning to fix it as below. > > > 1) assign ULONG_MAX to max_rate while initializing clock in dpu driver. > > > 2) remove unnecessary checks in the core_perf library. If rate doesn't > match with the entries in the opp table, it will throw error, hence furthur > checks are not needed. > > > 3) no changes in dt are required. (we can drop all the posted ones) > > > > Why? They made perfect sense. The dts assignments should be replaced > > by the opp setting in the bind function, as this would also set the > > performance point of the respective power domain. > > Right. You should still _post_ the dts patches. It's nice to avoid > unneeded "assigned-clocks" in the dts. The patch description should > just be clear that it relies on the driver patch and shouldn't land / > be backported without the driver patch. > > - I have checked the latest msm/next based on your comment and found that disp_io_util file Is removed. From the latest origin, I have made changes to earlier patch series to address the comments. > > > Changes : > > > ```--- a/drivers/gpu/drm/msm/disp/dpu1/dpu_core_perf.c > > > +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_core_perf.c > > > @@ -284,17 +284,6 @@ void dpu_core_perf_crtc_release_bw(struct > drm_crtc *crtc) > > > } > > > } > > > > > > -static int _dpu_core_perf_set_core_clk_rate(struct dpu_kms *kms, u64 > rate) > > > -{ > > > - struct dss_clk *core_clk = kms->perf.core_clk; > > > - > > > - if (core_clk->max_rate && (rate > core_clk->max_rate)) > > > - rate = core_clk->max_rate; > > > - > > > - core_clk->rate = rate; > > > - return dev_pm_opp_set_rate(&kms->pdev->dev, core_clk->rate); > > > -} > > > - > > > static u64 _dpu_core_perf_get_core_clk_rate(struct dpu_kms *kms) > > > { > > > u64 clk_rate = kms->perf.perf_tune.min_core_clk; > > > @@ -405,7 +394,7 @@ int dpu_core_perf_crtc_update(struct drm_crtc > *crtc, > > > > > > trace_dpu_core_perf_update_clk(kms->dev, stop_req, > clk_rate); > > > > > > - ret = _dpu_core_perf_set_core_clk_rate(kms, clk_rate); > > > + ret = dev_pm_opp_set_rate(&kms->pdev->dev, clk_rate); > > > if (ret) { > > > DPU_ERROR("failed to set %s clock rate %llu\n", > > > kms->perf.core_clk->clk_name, clk_rate); > > > --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_io_util.c > > > +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_io_util.c > > > > This file has been removed in msm/next > > To echo Dmitry, please make sure that your patch applies to msm-next, > As I understand it, that means the branch msm-next on: > > https://gitlab.freedesktop.org/drm/msm.git > > -Doug
diff --git a/arch/arm64/boot/dts/qcom/sc7280.dtsi b/arch/arm64/boot/dts/qcom/sc7280.dtsi index baf1653..408cf6c 100644 --- a/arch/arm64/boot/dts/qcom/sc7280.dtsi +++ b/arch/arm64/boot/dts/qcom/sc7280.dtsi @@ -2856,9 +2856,6 @@ "ahb", "core"; - assigned-clocks = <&dispcc DISP_CC_MDSS_MDP_CLK>; - assigned-clock-rates = <300000000>; - interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>; interrupt-controller; #interrupt-cells = <1>; @@ -2892,11 +2889,9 @@ "lut", "core", "vsync"; - assigned-clocks = <&dispcc DISP_CC_MDSS_MDP_CLK>, - <&dispcc DISP_CC_MDSS_VSYNC_CLK>, + assigned-clocks = <&dispcc DISP_CC_MDSS_VSYNC_CLK>, <&dispcc DISP_CC_MDSS_AHB_CLK>; - assigned-clock-rates = <300000000>, - <19200000>, + assigned-clock-rates = <19200000>, <19200000>; operating-points-v2 = <&mdp_opp_table>; power-domains = <&rpmhpd SC7280_CX>;
Kernel clock driver assumes that initial rate is the max rate for that clock and was not allowing it to scale beyond the assigned clock value. Drop the assigned clock rate property and vote on the mdp clock as per calculated value during the usecase. Changes in v2: - Remove assigned-clock-rate property and set mdp clk during resume sequence. - Add fixes tag. Changes in v3: - Remove extra line after fixes tag.(Stephen Boyd) Fixes: 62fbdce91("arm64: dts: qcom: sc7280: add display dt nodes") Signed-off-by: Vinod Polimera <quic_vpolimer@quicinc.com> Reviewed-by: Stephen Boyd <swboyd@chromium.org> --- arch/arm64/boot/dts/qcom/sc7280.dtsi | 9 ++------- 1 file changed, 2 insertions(+), 7 deletions(-)