| Message ID | 20230211031821.976408-3-cristian.ciocaltea@collabora.com (mailing list archive) |
|---|---|
| State | New, archived |
| Headers | show |
| Series | Enable networking support for StarFive JH7100 SoC | expand |
On 11/02/2023 04:18, Cristian Ciocaltea wrote: > Add the 'uncached-offset' property to be used for specifying the > uncached memory offset required for handling non-coherent DMA > transactions. Only one offset can be non-coherent? If this is for DMA, why dma-noncoherent cannot be used? Best regards, Krzysztof
On 2/13/23 11:23, Krzysztof Kozlowski wrote: > On 11/02/2023 04:18, Cristian Ciocaltea wrote: >> Add the 'uncached-offset' property to be used for specifying the >> uncached memory offset required for handling non-coherent DMA >> transactions. > > Only one offset can be non-coherent? If this is for DMA, why > dma-noncoherent cannot be used? As Conor already mentioned in [1], the handling of non-coherent DMA on RISC-V is currently being worked on, so I expect this patch will be dropped. [1] https://lore.kernel.org/lkml/Y+d36nz0xdfXmDI1@spud/ Thanks for reviewing, Cristian > > Best regards, > Krzysztof >
Hey all, On Sat, Feb 11, 2023 at 05:18:11AM +0200, Cristian Ciocaltea wrote: > Add the 'uncached-offset' property to be used for specifying the > uncached memory offset required for handling non-coherent DMA > transactions. > > Signed-off-by: Cristian Ciocaltea <cristian.ciocaltea@collabora.com> > --- > Documentation/devicetree/bindings/riscv/sifive,ccache0.yaml | 5 +++++ > 1 file changed, 5 insertions(+) > > diff --git a/Documentation/devicetree/bindings/riscv/sifive,ccache0.yaml b/Documentation/devicetree/bindings/riscv/sifive,ccache0.yaml > index 2b864b2f12c9..60cd87a2810a 100644 > --- a/Documentation/devicetree/bindings/riscv/sifive,ccache0.yaml > +++ b/Documentation/devicetree/bindings/riscv/sifive,ccache0.yaml > @@ -82,6 +82,11 @@ properties: > > next-level-cache: true > > + uncached-offset: > + $ref: /schemas/types.yaml#/definitions/uint64 > + description: | > + Uncached memory offset for handling non-coherent DMA transactions. Firstly, this pretty tied to the StarFive stuff, where there is only one "bank" of memory that neatly maps to one bank of non-cached memory. On PolarFire SoC, where we would also like to make use of non-coherent DMA for some transfers using the FPGA fabric, things are a bit more complex. Instead of a region & a non-cached alias, we have 2 regions and 2 non-cached regions. These regions lie at 0x8000_0000 & 0x10_0000_0000 and the non-cached regions are at 0xc000_0000 & 0x14_0000_0000. As you can tell, one fixed offset isn't going to work there! The other bit of a problem is that there is no fixed concept of aliases, as seems to be the case on the jh7100. Instead, where the regions "point" to in physical DDR is something that is configurable at runtime. Practically speaking, it is set by firmware very early on in boot & is fixed from there out, but will vary between boards and FPGA fabric configuration. Effectively that means that from the PoV of a Devicetree it is constant, but a good bit of flexibility is going to be needed. What we have been doing on PolarFire SoC (although mostly internally at this point) is, rather than creating a property like uncached-offset, we instead are using the dma-ranges properties to induce the same affect. In an example configuration with memory at: reg = <0x0 0x80000000 0x0 0x4000000>; reg = <0x0 0x8a000000 0x0 0x8000000>; reg = <0x0 0xc4000000 0x0 0x6000000>; reg = <0x10 0x22000000 0x0 0x5e000000>; reg = <0x14 0x12000000 0x0 0x10000000>; a reserved memory section then covering the non-cached region at 0x14_0000_0000: dma_non_cached_high: non-cached-high-buffer { compatible = "shared-dma-pool"; size = <0x0 0x10000000>; no-map; linux,dma-default; alloc-ranges = <0x14 0x12000000 0x0 0x10000000>; }; and dma-ranges: dma-ranges = <0x14 0x0 0x0 0x80000000 0x0 0x4000000>, <0x14 0x4000000 0x0 0xc4000000 0x0 0x6000000>, <0x14 0xa000000 0x0 0x8a000000 0x0 0x8000000>, In this configuration, 0x8000_0000, 0x10_0000_0000, 0xc000_0000 & 0x14_0000_0000 are all aliases of the same address. With this setup, we're able to do non-coherent DMA to the FPGA fabric, to the PCI for example. The DTS does grow a bit of complexity, with reserved memory regions and dma-ranges - but at least they're standard properties! Emil, if you want to take a look at that it is here: https://github.com/linux4microchip/linux linux-5.15-mchp I think I said to you before that it was based on one of Atish's early approaches, the one from the 5.15 development cycle IIRC since we're using that LTS. Obviously it'll need changes to be upstreamable so we're not wedded to this approach. For instance, it's being controlled by a compile time option at the moment, so that clearly needs to become runtime for upstream (and realistically needs to be one in our vendor tree too...) I'll try to hack that approach into the visionfive v1 soonTM and see how it goes, but it'll not be this side of March before I have time to do that. Cheers, Conor.
diff --git a/Documentation/devicetree/bindings/riscv/sifive,ccache0.yaml b/Documentation/devicetree/bindings/riscv/sifive,ccache0.yaml index 2b864b2f12c9..60cd87a2810a 100644 --- a/Documentation/devicetree/bindings/riscv/sifive,ccache0.yaml +++ b/Documentation/devicetree/bindings/riscv/sifive,ccache0.yaml @@ -82,6 +82,11 @@ properties: next-level-cache: true + uncached-offset: + $ref: /schemas/types.yaml#/definitions/uint64 + description: | + Uncached memory offset for handling non-coherent DMA transactions. + memory-region: maxItems: 1 description: |
Add the 'uncached-offset' property to be used for specifying the uncached memory offset required for handling non-coherent DMA transactions. Signed-off-by: Cristian Ciocaltea <cristian.ciocaltea@collabora.com> --- Documentation/devicetree/bindings/riscv/sifive,ccache0.yaml | 5 +++++ 1 file changed, 5 insertions(+)