[37/37] arm64: defconfig: enable RZ/G3S (R9A08G045) SoC

Message ID	20230912045157.177966-38-claudiu.beznea.uj@bp.renesas.com (mailing list archive)
State	New, archived
Headers	show Return-Path: <linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org> From: Claudiu <claudiu.beznea@tuxon.dev> To: geert+renesas@glider.be, mturquette@baylibre.com, sboyd@kernel.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, ulf.hansson@linaro.org, linus.walleij@linaro.org, gregkh@linuxfoundation.org, jirislaby@kernel.org, magnus.damm@gmail.com, catalin.marinas@arm.com, will@kernel.org, prabhakar.mahadev-lad.rj@bp.renesas.com, biju.das.jz@bp.renesas.com, quic_bjorande@quicinc.com, arnd@arndb.de, konrad.dybcio@linaro.org, neil.armstrong@linaro.org, nfraprado@collabora.com, rafal@milecki.pl, wsa+renesas@sang-engineering.com Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mmc@vger.kernel.org, linux-gpio@vger.kernel.org, linux-serial@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com> Subject: [PATCH 37/37] arm64: defconfig: enable RZ/G3S (R9A08G045) SoC Date: Tue, 12 Sep 2023 07:51:57 +0300 Message-Id: <20230912045157.177966-38-claudiu.beznea.uj@bp.renesas.com> In-Reply-To: <20230912045157.177966-1-claudiu.beznea.uj@bp.renesas.com> References: <20230912045157.177966-1-claudiu.beznea.uj@bp.renesas.com> MIME-Version: 1.0 Precedence: list Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" <linux-arm-kernel-bounces@lists.infradead.org> Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org
Series	Add new Renesas RZ/G3S SoC and RZ/G3S SMARC EVK \| expand [00/37] Add new Renesas RZ/G3S SoC and RZ/G3S SMARC EVK [01/37] dt-bindings: serial: renesas,scif: document r9a08g045 support [02/37] dt-bindings: soc: renesas: document Renesas RZ/G3S SoC variants [03/37] dt-bindings: soc: renesas: renesas,rzg2l-sysc: document RZ/G3S SoC [04/37] soc: renesas: identify RZ/G3S SoC [05/37] soc: renesas: remove blank lines [06/37] clk: renesas: rzg2l: wait for status bit of SD mux before continuing [07/37] clk: renesas: rzg2l: lock around writes to mux register [08/37] clk: renesas: rzg2l: trust value returned by hardware [09/37] clk: renesas: rzg2l: fix computation formula [10/37] clk: renesas: rzg2l: use core->name for clock name [11/37] clk: renesas: rzg2l: simplify a bit the logic in rzg2l_mod_clock_endisable() [12/37] clk: renesas: rzg2l: reduce the critical area [13/37] clk: renesas: rzg2l: use FIELD_GET() for PLL register fields [14/37] clk: renesas: rzg2l: use u32 for flag and mux_flags [15/37] clk: renesas: rzg2l: add support for RZ/G3S PLL [16/37] clk: renesas: rzg2l: add struct clk_hw_data [17/37] clk: renesas: rzg2l: remove CPG_SDHI_DSEL from generic header [18/37] clk: renesas: rzg2l: refactor sd mux driver [19/37] clk: renesas: rzg2l: add a divider clock for RZ/G3S [20/37] dt-bindings: clock: renesas,rzg2l-cpg: document RZ/G3S SoC [21/37] dt-bindings: clock: add r9a08g045 CPG clocks and resets definitions [22/37] clk: renesas: add minimal boot support for RZ/G3S SoC [23/37] pinctrl: renesas: rzg2l: index all registers based on port offset [24/37] pinctrl: renesas: rzg2l: adapt for different SD, PWPR register offsets [25/37] pinctrl: renesas: rzg2l: adapt function number for RZ/G3S [26/37] pinctrl: renesas: rzg2l: move ds and oi to SoC specific configuration [27/37] pinctrl: renesas: rzg2l: add support for different ds values on different groups [28/37] pinctrl: renesas: rzg2l: make struct rzg2l_pinctrl_data::dedicated_pins constant [29/37] dt-bindings: pinctrl: renesas: document RZ/G3S SoC [30/37] pinctrl: renesas: rzg2l: add support for RZ/G3S SoC [31/37] dt-bindings: mmc: renesas,sdhi: Document RZ/G3S support [32/37] arm64: dts: renesas: add initial DTSI for RZ/G3S SoC [33/37] arm64: dts: renesas: rzg3l-smarc-som: add initial support for RZ/G3S SMARC Carrier-II SoM [34/37] arm64: dts: renesas: rzg3s-smarc: add initial device tree for RZ SMARC Carrier-II board [35/37] dt-bindings: arm: renesas: document SMARC Carrier-II EVK [36/37] arm64: dts: renesas: r9a08g045s33-smarc: add initial device tree for RZ/G3S SMARC EVK board [37/37] arm64: defconfig: enable RZ/G3S (R9A08G045) SoC

Message ID

20230912045157.177966-38-claudiu.beznea.uj@bp.renesas.com (mailing list archive)

State

New, archived

Headers

From: Claudiu <claudiu.beznea@tuxon.dev>
To: geert+renesas@glider.be,
	mturquette@baylibre.com,
	sboyd@kernel.org,
	robh+dt@kernel.org,
	krzysztof.kozlowski+dt@linaro.org,
	conor+dt@kernel.org,
	ulf.hansson@linaro.org,
	linus.walleij@linaro.org,
	gregkh@linuxfoundation.org,
	jirislaby@kernel.org,
	magnus.damm@gmail.com,
	catalin.marinas@arm.com,
	will@kernel.org,
	prabhakar.mahadev-lad.rj@bp.renesas.com,
	biju.das.jz@bp.renesas.com,
	quic_bjorande@quicinc.com,
	arnd@arndb.de,
	konrad.dybcio@linaro.org,
	neil.armstrong@linaro.org,
	nfraprado@collabora.com,
	rafal@milecki.pl,
	wsa+renesas@sang-engineering.com
Cc: linux-renesas-soc@vger.kernel.org,
	linux-clk@vger.kernel.org,
	devicetree@vger.kernel.org,
	linux-kernel@vger.kernel.org,
	linux-mmc@vger.kernel.org,
	linux-gpio@vger.kernel.org,
	linux-serial@vger.kernel.org,
	linux-arm-kernel@lists.infradead.org,
	Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com>
Subject: [PATCH 37/37] arm64: defconfig: enable RZ/G3S (R9A08G045) SoC
Date: Tue, 12 Sep 2023 07:51:57 +0300
Message-Id: <20230912045157.177966-38-claudiu.beznea.uj@bp.renesas.com>
In-Reply-To: <20230912045157.177966-1-claudiu.beznea.uj@bp.renesas.com>
References: <20230912045157.177966-1-claudiu.beznea.uj@bp.renesas.com>
MIME-Version: 1.0
Precedence: list
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Sender: "linux-arm-kernel" <linux-arm-kernel-bounces@lists.infradead.org>
Errors-To: 
 linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org

Series

Add new Renesas RZ/G3S SoC and RZ/G3S SMARC EVK | expand

Commit Message

Claudiu Beznea Sept. 12, 2023, 4:51 a.m. UTC

From: Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com>

Enable config flag for Renesas RZ/G3S (R9A08G045) SoC.

Signed-off-by: Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com>
---
 arch/arm64/configs/defconfig | 1 +
 1 file changed, 1 insertion(+)

Comments

Geert Uytterhoeven Sept. 15, 2023, 2:34 p.m. UTC | #1

On Tue, Sep 12, 2023 at 6:53 AM Claudiu <claudiu.beznea@tuxon.dev> wrote:
> From: Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com>
>
> Enable config flag for Renesas RZ/G3S (R9A08G045) SoC.
>
> Signed-off-by: Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com>

Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>

Gr{oetje,eeting}s,

                        Geert

diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig
index 5315789f4868..f597ae20959c 100644
--- a/arch/arm64/configs/defconfig
+++ b/arch/arm64/configs/defconfig
@@ -1335,6 +1335,7 @@  CONFIG_ARCH_R8A774B1=y
 CONFIG_ARCH_R9A07G043=y
 CONFIG_ARCH_R9A07G044=y
 CONFIG_ARCH_R9A07G054=y
+CONFIG_ARCH_R9A08G045=y
 CONFIG_ARCH_R9A09G011=y
 CONFIG_ROCKCHIP_IODOMAIN=y
 CONFIG_ROCKCHIP_PM_DOMAINS=y

[37/37] arm64: defconfig: enable RZ/G3S (R9A08G045) SoC

Commit Message

Comments

Patch