Message ID | PH7PR03MB70643CB46D5BA34397181500A082A@PH7PR03MB7064.namprd03.prod.outlook.com (mailing list archive) |
---|---|
State | Superseded |
Delegated to: | Netdev Maintainers |
Headers | show |
Series | [net-next,v6,1/6] ptp: clockmatrix: support 32-bit address space | expand |
On Thu, 30 Nov 2023 13:46:31 -0500 Min Li wrote: > Subject: [PATCH net-next v6 3/6] ptp: clockmatrix: Fix u8 -> u16, DPLL_WF_TIMER and DPLL_WP_TIMER are 2-byte registers > From: Min Li <min.li.xe@renesas.com> Thanks for the changes, much easier to review now. This patch, however, should be squashed with the previous one.
diff --git a/drivers/ptp/ptp_clockmatrix.c b/drivers/ptp/ptp_clockmatrix.c index 6d55da54e496..d069b6e451ef 100644 --- a/drivers/ptp/ptp_clockmatrix.c +++ b/drivers/ptp/ptp_clockmatrix.c @@ -1396,18 +1396,18 @@ static int idtcm_set_pll_mode(struct idtcm_channel *channel, struct idtcm *idtcm = channel->idtcm; int err; u8 dpll_mode; - u8 timeout = 0; + u8 buf[2] = {0}; /* Setup WF/WP timer for phase pull-in to work correctly */ err = idtcm_write(idtcm, channel->dpll_n, DPLL_WF_TIMER, - &timeout, sizeof(timeout)); + buf, sizeof(buf)); if (err) return err; if (mode == PLL_MODE_WRITE_PHASE) - timeout = 160; + buf[0] = 160; err = idtcm_write(idtcm, channel->dpll_n, DPLL_WP_TIMER, - &timeout, sizeof(timeout)); + buf, sizeof(buf)); if (err) return err;