Message ID | 20240703035154.2182083-12-quic_tengfan@quicinc.com (mailing list archive) |
---|---|
State | Not Applicable |
Delegated to: | Herbert Xu |
Headers | show
Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 90A70179BC; Wed, 3 Jul 2024 03:57:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1719979031; cv=none; b=FaJ781DOjoGCra7GH6dybzASF+78zPQBxTcYm8m/u2kOu9J9Xda72YaHO+k+nSQrEU3siKVRJ9hGnexdtH2Fc4x2YYvwDMLDvVyWe0RA35QAvROrKp775qXS1QbDzYNTWNHtga+ZD1887BLh5Z9w4ZVkTdsTIu0UsLFom5BVuMA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1719979031; c=relaxed/simple; bh=oXmBoYkciTUL0NOktBQ6LoC30sO3EkgEn1nlkLq+VLU=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=SW0vfsekwlHO3Yxhwfo/lvoPGWXiB4HpyUeRT3xlrmyA1gfBFPbnyotiAD9VsxGCpjKeqPEUeY1nlV4O3FSsdcZU/azhpsaoVX/sc+h8fiLMNH/pBqUqDVhxk9O315L9QHqEQPf3NRae6yiPaA+TrE/xr+TjvopIIP0hF5n2hwM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=lnoewkvi; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="lnoewkvi" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 462HEAmY003186; Wed, 3 Jul 2024 03:56:29 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= aWbXDQ0z51NJlpbaR6TDPClyJuMEKzHXrggMb49gqKg=; b=lnoewkviYLBFAluy P5kwCmRDWSUG62sDYH08Hkjqqg2YuI3Mexbh4B87ruvXTuvnCTjKwdKT8tdIcPFl lYP7OqjhUa5hWkx3da0WfCs/16YrPy83t5YKKi3HQ4OYpkPhlU6TvL7TyoV6yzx3 bjEFWfQCsYSCx8feldhM6UoTs7vglKXK8vragqQV+B6pan5GMNKxQ7GyIq1TXaS5 bMufhQslBYEVi5FMfjdMoSs24IQVj9xu3/Cgekqz9Dzp4bBm1zXJ55EtyZc4lpOH uoMehX5mqiJJZX6H1RzRaYOmE2gLAqmZyKhKwackFTI1MBTUY0GHr620W8nJoGRi xvjTHA== Received: from nalasppmta03.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4029uxfk33-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 03 Jul 2024 03:56:28 +0000 (GMT) Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA03.qualcomm.com (8.17.1.19/8.17.1.19) with ESMTPS id 4633uRFa012180 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 3 Jul 2024 03:56:27 GMT Received: from tengfan-gv.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Tue, 2 Jul 2024 20:56:04 -0700 From: Tengfei Fan <quic_tengfan@quicinc.com> To: <andersson@kernel.org>, <konrad.dybcio@linaro.org>, <robh@kernel.org>, <krzk+dt@kernel.org>, <conor+dt@kernel.org>, <djakov@kernel.org>, <mturquette@baylibre.com>, <sboyd@kernel.org>, <jassisinghbrar@gmail.com>, <herbert@gondor.apana.org.au>, <davem@davemloft.net>, <manivannan.sadhasivam@linaro.org>, <will@kernel.org>, <joro@8bytes.org>, <conor@kernel.org>, <tglx@linutronix.de>, <amitk@kernel.org>, <thara.gopinath@gmail.com>, <linus.walleij@linaro.org>, <wim@linux-watchdog.org>, <linux@roeck-us.net>, <rafael@kernel.org>, <viresh.kumar@linaro.org>, <vkoul@kernel.org>, <edumazet@google.com>, <kuba@kernel.org>, <pabeni@redhat.com>, <mcoquelin.stm32@gmail.com> CC: <robimarko@gmail.com>, <quic_gurus@quicinc.com>, <bartosz.golaszewski@linaro.org>, <kishon@kernel.org>, <quic_wcheng@quicinc.com>, <alim.akhtar@samsung.com>, <avri.altman@wdc.com>, <bvanassche@acm.org>, <agross@kernel.org>, <gregkh@linuxfoundation.org>, <quic_tdas@quicinc.com>, <robin.murphy@arm.com>, <daniel.lezcano@linaro.org>, <rui.zhang@intel.com>, <lukasz.luba@arm.com>, <quic_rjendra@quicinc.com>, <ulf.hansson@linaro.org>, <quic_sibis@quicinc.com>, <otto.pflueger@abscue.de>, <quic_rohiagar@quicinc.com>, <luca@z3ntu.xyz>, <neil.armstrong@linaro.org>, <abel.vesa@linaro.org>, <bhupesh.sharma@linaro.org>, <alexandre.torgue@foss.st.com>, <peppe.cavallaro@st.com>, <joabreu@synopsys.com>, <netdev@vger.kernel.org>, <lpieralisi@kernel.org>, <kw@linux.com>, <bhelgaas@google.com>, <ahalaney@redhat.com>, <krzysztof.kozlowski@linaro.org>, <u.kleine-koenig@pengutronix.de>, <dmitry.baryshkov@linaro.org>, <quic_cang@quicinc.com>, <danila@jiaxyga.com>, <quic_nitirawa@quicinc.com>, <mantas@8devices.com>, <athierry@redhat.com>, <quic_kbajaj@quicinc.com>, <quic_bjorande@quicinc.com>, <quic_msarkar@quicinc.com>, <quic_devipriy@quicinc.com>, <quic_tsoni@quicinc.com>, <quic_rgottimu@quicinc.com>, <quic_shashim@quicinc.com>, <quic_kaushalk@quicinc.com>, <quic_tingweiz@quicinc.com>, <quic_aiquny@quicinc.com>, <srinivas.kandagatla@linaro.org>, <linux-arm-msm@vger.kernel.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <linux-pm@vger.kernel.org>, <linux-clk@vger.kernel.org>, <linux-phy@lists.infradead.org>, <linux-crypto@vger.kernel.org>, <linux-scsi@vger.kernel.org>, <linux-usb@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, <iommu@lists.linux.dev>, <linux-riscv@lists.infradead.org>, <linux-gpio@vger.kernel.org>, <linux-watchdog@vger.kernel.org>, <linux-pci@vger.kernel.org>, <linux-stm32@st-md-mailman.stormreply.com>, <kernel@quicinc.com>, Tengfei Fan <quic_tengfan@quicinc.com> Subject: [PATCH 41/47] clk: qcom: rpmh: Add support for QCS9100 rpmh clocks Date: Wed, 3 Jul 2024 11:51:48 +0800 Message-ID: <20240703035154.2182083-12-quic_tengfan@quicinc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20240703035154.2182083-1-quic_tengfan@quicinc.com> References: <20240703025850.2172008-1-quic_tengfan@quicinc.com> <20240703035154.2182083-1-quic_tengfan@quicinc.com> Precedence: bulk X-Mailing-List: linux-crypto@vger.kernel.org List-Id: <linux-crypto.vger.kernel.org> List-Subscribe: <mailto:linux-crypto+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-crypto+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: pqSOMNMhPw0wqh6ImDsDUgq0vhUw9eWK X-Proofpoint-ORIG-GUID: pqSOMNMhPw0wqh6ImDsDUgq0vhUw9eWK X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.28.16 definitions=2024-07-02_18,2024-07-02_02,2024-05-17_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 mlxlogscore=999 priorityscore=1501 impostorscore=0 bulkscore=0 spamscore=0 mlxscore=0 clxscore=1015 phishscore=0 malwarescore=0 adultscore=0 lowpriorityscore=0 suspectscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2406140001 definitions=main-2407030027 |
Series |
arm64: qcom: dts: add QCS9100 support
|
expand
|
On 7/3/2024 9:21 AM, Tengfei Fan wrote:
> { .compatible = "qcom,qcs9100-rpmh-clk", .data = &clk_rpmh_sa8775p},
This is not required, we already have sa8775p bindings.
On 7/3/2024 1:33 PM, Taniya Das wrote: > > > On 7/3/2024 9:21 AM, Tengfei Fan wrote: >> { .compatible = "qcom,qcs9100-rpmh-clk", .data = &clk_rpmh_sa8775p}, > > This is not required, we already have sa8775p bindings. This patch is necessary, and the cover letter provides detailed explanations for why we are making this change. In this patch series, we are renaming sa8775p.dtsi to qcs9100.dtsi. Additionally, in the coming weeks, the auto team will submit a new sa8775p-related dtsi to upstream. Within qcs9100.dtsi, we are updating all compatible names from sa8775p-* to qcs9100-*(only have qcs9100-*, remove all sa8775p-*). Consequently, we need to add support for qcs9100-* in the driver as well.
diff --git a/drivers/clk/qcom/clk-rpmh.c b/drivers/clk/qcom/clk-rpmh.c index bb82abeed88f..8131afba85d6 100644 --- a/drivers/clk/qcom/clk-rpmh.c +++ b/drivers/clk/qcom/clk-rpmh.c @@ -876,6 +876,7 @@ static int clk_rpmh_probe(struct platform_device *pdev) } static const struct of_device_id clk_rpmh_match_table[] = { + { .compatible = "qcom,qcs9100-rpmh-clk", .data = &clk_rpmh_sa8775p}, { .compatible = "qcom,qdu1000-rpmh-clk", .data = &clk_rpmh_qdu1000}, { .compatible = "qcom,sa8775p-rpmh-clk", .data = &clk_rpmh_sa8775p}, { .compatible = "qcom,sc7180-rpmh-clk", .data = &clk_rpmh_sc7180},
Adds the RPMH clocks present in QCS9100 SoC. Signed-off-by: Tengfei Fan <quic_tengfan@quicinc.com> --- drivers/clk/qcom/clk-rpmh.c | 1 + 1 file changed, 1 insertion(+)