diff mbox

[8/8] ARM: dts: imx: add device tree support for Freescale imx50evk board

Message ID 1382076260-6422-9-git-send-email-gerg@uclinux.org (mailing list archive)
State New, archived
Headers show

Commit Message

Greg Ungerer Oct. 18, 2013, 6:04 a.m. UTC
From: Greg Ungerer <gerg@uclinux.org>

Add device tree support for the Freescale IMX50EVk board based around the
IMX50 SoC. Supports UART, SPI flash, FEC ethernet and USB on this board.

Signed-off-by: Greg Ungerer <gerg@uclinux.org>
---
 arch/arm/boot/dts/Makefile      |  1 +
 arch/arm/boot/dts/imx50-evk.dts | 89 +++++++++++++++++++++++++++++++++++++++++
 2 files changed, 90 insertions(+)
 create mode 100644 arch/arm/boot/dts/imx50-evk.dts

Comments

Shawn Guo Oct. 24, 2013, 3:29 p.m. UTC | #1
On Fri, Oct 18, 2013 at 04:04:20PM +1000, gerg@uclinux.org wrote:
> From: Greg Ungerer <gerg@uclinux.org>
> 
> Add device tree support for the Freescale IMX50EVk board based around the
> IMX50 SoC. Supports UART, SPI flash, FEC ethernet and USB on this board.
> 
> Signed-off-by: Greg Ungerer <gerg@uclinux.org>
> ---
>  arch/arm/boot/dts/Makefile      |  1 +
>  arch/arm/boot/dts/imx50-evk.dts | 89 +++++++++++++++++++++++++++++++++++++++++
>  2 files changed, 90 insertions(+)
>  create mode 100644 arch/arm/boot/dts/imx50-evk.dts
> 
> diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile
> index e95af3f..4dd442c 100644
> --- a/arch/arm/boot/dts/Makefile
> +++ b/arch/arm/boot/dts/Makefile
> @@ -122,6 +122,7 @@ dtb-$(CONFIG_ARCH_MXC) += \
>  	imx27-phytec-phycard-s-som.dtb \
>  	imx27-phytec-phycard-s-rdk.dtb \
>  	imx31-bug.dtb \
> +	imx50-evk.dtb \
>  	imx51-apf51.dtb \
>  	imx51-apf51dev.dtb \
>  	imx51-babbage.dtb \
> diff --git a/arch/arm/boot/dts/imx50-evk.dts b/arch/arm/boot/dts/imx50-evk.dts
> new file mode 100644
> index 0000000..74b260d
> --- /dev/null
> +++ b/arch/arm/boot/dts/imx50-evk.dts
> @@ -0,0 +1,89 @@
> +/*
> + * Copyright 2013 Greg Ungerer <gerg@uclinux.org>
> + * Copyright 2011 Freescale Semiconductor, Inc.
> + * Copyright 2011 Linaro Ltd.
> + *
> + * The code contained herein is licensed under the GNU General Public
> + * License. You may obtain a copy of the GNU General Public License
> + * Version 2 or later at the following locations:
> + *
> + * http://www.opensource.org/licenses/gpl-license.html
> + * http://www.gnu.org/copyleft/gpl.html
> + */
> +
> +/dts-v1/;
> +#include "imx50.dtsi"
> +
> +/ {
> +	model = "Freescale i.MX50 Evaluation Kit";
> +	compatible = "fsl,imx50-evk", "fsl,imx50";
> +
> +	memory {
> +		reg = <0x70000000 0x80000000>;
> +	};
> +};
> +
> +&iomuxc {
> +	pinctrl-names = "default";
> +};

There is nothing meaningful in there, so it can be dropped for now.

> +
> +&uart1 {
> +	pinctrl-names = "default";
> +	pinctrl-0 = <&pinctrl_uart1_1>;
> +	status = "okay";
> +};
> +
> +&cspi {
> +	pinctrl-names = "default";
> +	pinctrl-0 = <&pinctrl_cspi_1>;
> +	fsl,spi-num-chipselects = <2>;
> +	cs-gpios = <&gpio4 11 0>, <&gpio4 13 0>;
> +	status = "okay";
> +
> +	flash: m25p32@1 {
> +		#address-cells = <1>;
> +		#size-cells = <1>;
> +		compatible = "m25p32", "m25p80";
> +		spi-max-frequency = <25000000>;
> +		reg = <1>;
> +
> +		partition@0 {
> +			label = "bootloader";
> +			reg = <0x0 0x100000>;
> +			read-only;
> +		};
> +
> +		partition@100000 {
> +			label = "kernel";
> +			reg = <0x100000 0x300000>;
> +		};
> +	};
> +};
> +
> +&usbotg {
> +	pinctrl-names = "default";
> +	status = "okay";
> +};
> +
> +&usbh1 {
> +	pinctrl-names = "default";
> +	status = "okay";
> +};
> +
> +&usbh2 {
> +	pinctrl-names = "default";
> +	status = "okay";
> +};
> +
> +&usbh3 {
> +	pinctrl-names = "default";
> +	status = "okay";
> +};
> +
> +&fec {
> +	pinctrl-names = "default";
> +	pinctrl-0 = <&pinctrl_fec_1>;
> +	phy-mode = "rmii";
> +	phy-reset-gpios = <&gpio4 12 0>;
> +	status = "okay";
> +};

Please sort these nodes alphabetically in label name.

Shawn

> -- 
> 1.8.1.4
> 
> 
> _______________________________________________
> linux-arm-kernel mailing list
> linux-arm-kernel@lists.infradead.org
> http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
diff mbox

Patch

diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile
index e95af3f..4dd442c 100644
--- a/arch/arm/boot/dts/Makefile
+++ b/arch/arm/boot/dts/Makefile
@@ -122,6 +122,7 @@  dtb-$(CONFIG_ARCH_MXC) += \
 	imx27-phytec-phycard-s-som.dtb \
 	imx27-phytec-phycard-s-rdk.dtb \
 	imx31-bug.dtb \
+	imx50-evk.dtb \
 	imx51-apf51.dtb \
 	imx51-apf51dev.dtb \
 	imx51-babbage.dtb \
diff --git a/arch/arm/boot/dts/imx50-evk.dts b/arch/arm/boot/dts/imx50-evk.dts
new file mode 100644
index 0000000..74b260d
--- /dev/null
+++ b/arch/arm/boot/dts/imx50-evk.dts
@@ -0,0 +1,89 @@ 
+/*
+ * Copyright 2013 Greg Ungerer <gerg@uclinux.org>
+ * Copyright 2011 Freescale Semiconductor, Inc.
+ * Copyright 2011 Linaro Ltd.
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+
+/dts-v1/;
+#include "imx50.dtsi"
+
+/ {
+	model = "Freescale i.MX50 Evaluation Kit";
+	compatible = "fsl,imx50-evk", "fsl,imx50";
+
+	memory {
+		reg = <0x70000000 0x80000000>;
+	};
+};
+
+&iomuxc {
+	pinctrl-names = "default";
+};
+
+&uart1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart1_1>;
+	status = "okay";
+};
+
+&cspi {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_cspi_1>;
+	fsl,spi-num-chipselects = <2>;
+	cs-gpios = <&gpio4 11 0>, <&gpio4 13 0>;
+	status = "okay";
+
+	flash: m25p32@1 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "m25p32", "m25p80";
+		spi-max-frequency = <25000000>;
+		reg = <1>;
+
+		partition@0 {
+			label = "bootloader";
+			reg = <0x0 0x100000>;
+			read-only;
+		};
+
+		partition@100000 {
+			label = "kernel";
+			reg = <0x100000 0x300000>;
+		};
+	};
+};
+
+&usbotg {
+	pinctrl-names = "default";
+	status = "okay";
+};
+
+&usbh1 {
+	pinctrl-names = "default";
+	status = "okay";
+};
+
+&usbh2 {
+	pinctrl-names = "default";
+	status = "okay";
+};
+
+&usbh3 {
+	pinctrl-names = "default";
+	status = "okay";
+};
+
+&fec {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_fec_1>;
+	phy-mode = "rmii";
+	phy-reset-gpios = <&gpio4 12 0>;
+	status = "okay";
+};