From patchwork Tue Oct 29 13:52:32 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Lipski, Mikita" X-Patchwork-Id: 11217937 Return-Path: Received: from mail.kernel.org (pdx-korg-mail-1.web.codeaurora.org [172.30.200.123]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id E5F5914DB for ; Tue, 29 Oct 2019 13:52:57 +0000 (UTC) Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id C9CDF20862 for ; Tue, 29 Oct 2019 13:52:57 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org C9CDF20862 Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=amd.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=dri-devel-bounces@lists.freedesktop.org Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id C440F6E3A4; Tue, 29 Oct 2019 13:52:55 +0000 (UTC) X-Original-To: dri-devel@lists.freedesktop.org Delivered-To: dri-devel@lists.freedesktop.org Received: from NAM04-CO1-obe.outbound.protection.outlook.com (mail-eopbgr690079.outbound.protection.outlook.com [40.107.69.79]) by gabe.freedesktop.org (Postfix) with ESMTPS id D0CD86E39B; Tue, 29 Oct 2019 13:52:53 +0000 (UTC) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Tbh8wzg4m2AlM0+we/mPr0aKv4Lx2LV+MjYDH7fm7ilx2E3QhDQJ5njM1OFdosoAua9ppL4cPzEawRhElwsmlcFi8mm6iGTNdLhIC0Qs485MWEEKuqRFdJTSmPTnMAQg9rtpXlxV2uCeeegRegrKzTw5C1HencWgFLbhDfi6vxSQDeVdk1dx39mEBMKewO5uBKPQX83+j0Go2QSvg1HUWqBAUzR5KnFRy3APXTkYj/jRurSb4rPZjAf89lCx2z55hW1kmTqjRrBZIpP6VPym87piEHIRuxztswcfs6MBm4CJO8Fx+1ApodO0gnqfeKx2GYMcN1LTNB77dNjVD+pLTw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=KK8OQhWG3ghSmIN5C6LBJk9IivZYUG7hyGqjqfaxDRM=; b=dIhsL0FfCLHzE7Zo1P5lUtrdm/D645ec7b3ge0BLXFXW7LcAVXe6s19OqwawO/2ZpvefmIQMdwUCs0QlX6GEKFetHcGHECyI9mOVlQMBesO2+lkhd+nxUgIfGgzadmEzkCtYg3QLaQexUh/BwwubzE+uFaUP3LvqlEdOAJEXhtgONaugR5TE8XWGuE7Fj2rUXQ7Os5yW4Li8wADAuDrYFkOsVSQ0ozpgC0ORzc9bKETjGa2XoN8BfUQEWUezlu/3s/h7EwvlH6X5yppTpJCE3hpRgpZdq5K3biPdW5+Q0wpKW7R38byn2ECl4KFejvjzm7I0BQrE0AzyiFK/W25IfA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=none (sender ip is 165.204.84.17) smtp.rcpttodomain=lists.freedesktop.org smtp.mailfrom=amd.com; dmarc=temperror action=none header.from=amd.com; dkim=none (message not signed); arc=none Received: from DM5PR12CA0023.namprd12.prod.outlook.com (2603:10b6:4:1::33) by SN1PR12MB2462.namprd12.prod.outlook.com (2603:10b6:802:29::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2387.22; Tue, 29 Oct 2019 13:52:50 +0000 Received: from CO1NAM03FT014.eop-NAM03.prod.protection.outlook.com (2a01:111:f400:7e48::209) by DM5PR12CA0023.outlook.office365.com (2603:10b6:4:1::33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.2408.17 via Frontend Transport; Tue, 29 Oct 2019 13:52:50 +0000 Received-SPF: None (protection.outlook.com: amd.com does not designate permitted sender hosts) Received: from SATLEXMB02.amd.com (165.204.84.17) by CO1NAM03FT014.mail.protection.outlook.com (10.152.80.101) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256) id 15.20.2387.20 via Frontend Transport; Tue, 29 Oct 2019 13:52:49 +0000 Received: from SATLEXMB05.amd.com (10.181.40.146) by SATLEXMB02.amd.com (10.181.40.143) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1713.5; Tue, 29 Oct 2019 08:52:48 -0500 Received: from SATLEXMB01.amd.com (10.181.40.142) by SATLEXMB05.amd.com (10.181.40.146) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1713.5; Tue, 29 Oct 2019 08:52:47 -0500 Received: from mlipski-pc.amd.com (10.180.168.240) by SATLEXMB01.amd.com (10.181.40.142) with Microsoft SMTP Server id 15.1.1713.5 via Frontend Transport; Tue, 29 Oct 2019 08:52:47 -0500 From: To: Subject: [PATCH v3 00/13] DSC MST support for AMDGPU Date: Tue, 29 Oct 2019 09:52:32 -0400 Message-ID: <20191029135245.31152-1-mikita.lipski@amd.com> X-Mailer: git-send-email 2.17.1 MIME-Version: 1.0 X-EOPAttributedMessage: 0 X-MS-Office365-Filtering-HT: Tenant X-Forefront-Antispam-Report: CIP:165.204.84.17; IPV:NLI; CTRY:US; EFV:NLI; SFV:NSPM; SFS:(10009020)(4636009)(346002)(396003)(376002)(39860400002)(136003)(428003)(199004)(189003)(14444005)(5660300002)(2876002)(47776003)(70586007)(51416003)(4326008)(7696005)(1076003)(186003)(2351001)(70206006)(50226002)(305945005)(48376002)(50466002)(478600001)(54906003)(16586007)(6916009)(316002)(26005)(86362001)(81166006)(81156014)(36756003)(486006)(2616005)(8676002)(476003)(126002)(6666004)(356004)(2906002)(336012)(426003)(8936002)(63370400001)(53416004)(16060500001); DIR:OUT; SFP:1101; SCL:1; SRVR:SN1PR12MB2462; H:SATLEXMB02.amd.com; FPR:; SPF:None; LANG:en; PTR:InfoDomainNonexistent; A:1; MX:1; X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 8fc37e71-ce43-462d-241f-08d75c774943 X-MS-TrafficTypeDiagnostic: SN1PR12MB2462: X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:6790; X-Forefront-PRVS: 0205EDCD76 X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: lvQyGTWDyWoyFRXmSohbB97N6S7RFZpKpWRZkLQAPi1UyLElSQg9ZlPtup5MpMP9K8ODkSU6/66Ik8+of/ipIf4REHmq4MoByCnpcQ9No7/paFQ1YNxernewSFs+tZsTLirNow+1lpF8ljbHlrTFLXI3d4NukiAF0dnQxGcVn5btsN+g0ZvF9Xaq+5uMpubbEHL7hz3cjdV9wQZY/EcRliCiqTuLds8jt36JGjPO3zVoBVfg3X1XyB3dSGm6yNNGmC/1j3S8P2bXQQM/PxukwJTd10JJCQ/FjKQqLWbh7y1ihUkg0NaLih5ACWCJ4zaGaYzEto6fLH4hl1wiYHaltdpqOY6smJJErcvNQ7kiPJ6lczi6HL6mzv+SMn3PWQd2GcIK5GOWmFUb+ucH9DA20+bWYJ5dXkh6G+DnpYWk6dBJDwPpfA6gQdQilF+Rz4+R X-OriginatorOrg: amd.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 29 Oct 2019 13:52:49.3783 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 8fc37e71-ce43-462d-241f-08d75c774943 X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=3dd8961f-e488-4e60-8e11-a82d994e183d; Ip=[165.204.84.17]; Helo=[SATLEXMB02.amd.com] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: SN1PR12MB2462 X-Mailman-Original-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amdcloud.onmicrosoft.com; s=selector2-amdcloud-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=KK8OQhWG3ghSmIN5C6LBJk9IivZYUG7hyGqjqfaxDRM=; b=RRjVFV1NosNcvv5XgxvP1tAuaMjSMlFA4rOxIwMzGIG/U9YbjTGX0YnkesodgDQDth8RiAhVqCqfdAPlR7AA83oY5w2NSjoXvEWv+N0njYt4/X98yrUsXVsidQuDccHYVM/FhAfeMB5noJiC/mOWVSzd82qJwrzdff0pSo5s3KY= X-Mailman-Original-Authentication-Results: spf=none (sender IP is 165.204.84.17) smtp.mailfrom=amd.com; lists.freedesktop.org; dkim=none (message not signed) header.d=none;lists.freedesktop.org; dmarc=temperror action=none header.from=amd.com; X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Mikita Lipski , dri-devel@lists.freedesktop.org Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" From: Mikita Lipski This set of patches is a continuation of DSC enablement patches for AMDGPU. This set enables DSC on MST. It also contains implementation of both encoder and connector atomic check routines. First 10 patches have been introduced in multiple iterations to the mailing list before. These patches were developed by David Francis as part of his work on DSC. Other 3 patches add atomic check functionality to encoder and connector to allocate and release VCPI slots on each state atomic check. These changes utilize newly added drm_mst_helper functions for better tracking of VCPI slots. v2: squashed previously 3 separate atomic check patches, separate atomic check for dsc connectors, track vcpi and pbn on connectors. v3: Moved modeset trigger on affected MST displays to DRM David Francis (10): drm/dp_mst: Add PBN calculation for DSC modes drm/dp_mst: Parse FEC capability on MST ports drm/dp_mst: Add MST support to DP DPCD R/W functions drm/dp_mst: Fill branch->num_ports drm/dp_mst: Add helpers for MST DSC and virtual DPCD aux drm/amd/display: Initialize DSC PPS variables to 0 drm/amd/display: Validate DSC caps on MST endpoints drm/amd/display: Write DSC enable to MST DPCD drm/amd/display: MST DSC compute fair share drm/dp_mst: Add new quirk for Synaptics MST hubs Mikita Lipski (3): drm/amd/display: Add MST atomic routines drm/dp_mst: Add DSC enablement helpers to DRM drm/amd/display: Recalculate VCPI slots for new DSC connectors .../gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c | 107 ++++- .../gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.h | 5 + .../amd/display/amdgpu_dm/amdgpu_dm_helpers.c | 70 ++- .../display/amdgpu_dm/amdgpu_dm_mst_types.c | 449 +++++++++++++++++- .../display/amdgpu_dm/amdgpu_dm_mst_types.h | 4 + .../drm/amd/display/dc/core/dc_link_hwss.c | 3 + .../gpu/drm/amd/display/dc/dcn20/dcn20_dsc.c | 3 + .../drm/amd/display/dc/dcn20/dcn20_resource.c | 7 +- .../drm/amd/display/dc/dcn20/dcn20_resource.h | 1 + drivers/gpu/drm/drm_dp_aux_dev.c | 12 +- drivers/gpu/drm/drm_dp_helper.c | 33 +- drivers/gpu/drm/drm_dp_mst_topology.c | 277 ++++++++++- drivers/gpu/drm/i915/display/intel_dp_mst.c | 3 +- drivers/gpu/drm/nouveau/dispnv50/disp.c | 3 +- drivers/gpu/drm/radeon/radeon_dp_mst.c | 2 +- include/drm/drm_dp_helper.h | 7 + include/drm/drm_dp_mst_helper.h | 12 +- 17 files changed, 923 insertions(+), 75 deletions(-)