mbox series

[0/7] 3 display pipes combination system support

Message ID 20200204112927.17391-1-anshuman.gupta@intel.com (mailing list archive)
Headers show
Series 3 display pipes combination system support | expand

Message

Gupta, Anshuman Feb. 4, 2020, 11:29 a.m. UTC
This is update to last RFC series after fixing the review comment
provided by Ville, and fixed couple of broken vblank API, which
were passing the intel_pipe to drm core.

Anshuman Gupta (7):
  drm/i915: Iterate over pipe and skip the disabled one
  drm/i915: Remove (pipe == crtc->index) assumption
  drm/i915: Fix broken transcoder err state
  drm/i915: Fix wrongly populated plane possible_crtcs bit mask
  drm/i915: Get right max plane stride
  drm/i915: Add WARN_ON in intel_get_crtc_for_pipe()
  drm/i915: Enable 3 display pipes support

 drivers/gpu/drm/i915/display/intel_display.c  | 29 ++++++++++----
 drivers/gpu/drm/i915/display/intel_display.h  |  5 ++-
 .../drm/i915/display/intel_display_types.h    | 12 +++++-
 drivers/gpu/drm/i915/display/intel_sprite.c   |  2 -
 drivers/gpu/drm/i915/i915_irq.c               | 14 +++++--
 drivers/gpu/drm/i915/intel_device_info.c      | 38 ++++++++++++++-----
 6 files changed, 74 insertions(+), 26 deletions(-)