[4.4.y-cip,06/21] ARM: shmobile: r8a7744: Basic SoC support

Message ID	1573737877-11733-7-git-send-email-biju.das@bp.renesas.com (mailing list archive)
State	Accepted
Headers	show Return-Path: <SRS0=9M2x=ZG=lists.cip-project.org=cip-dev-bounces@kernel.org> DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 78DBA2072E From: Biju Das <biju.das@bp.renesas.com> To: cip-dev@lists.cip-project.org, Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@toshiba.co.jp>, Pavel Machek <pavel@denx.de> Date: Thu, 14 Nov 2019 13:24:22 +0000 Message-Id: <1573737877-11733-7-git-send-email-biju.das@bp.renesas.com> In-Reply-To: <1573737877-11733-1-git-send-email-biju.das@bp.renesas.com> References: <1573737877-11733-1-git-send-email-biju.das@bp.renesas.com> Cc: Biju Das <biju.das@bp.renesas.com> Subject: [cip-dev] [PATCH 4.4.y-cip 06/21] ARM: shmobile: r8a7744: Basic SoC support Precedence: list MIME-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: cip-dev-bounces@lists.cip-project.org Errors-To: cip-dev-bounces@lists.cip-project.org
Series	Add iWave RZ/G1N support \| expand [4.4.y-cip,00/21] Add iWave RZ/G1N support [4.4.y-cip,01/21] ARM: shmobile: Document RZ/G1N SoC DT binding [4.4.y-cip,02/21] dt-bindings: reset: rcar-rst: Document r8a7744 reset module [4.4.y-cip,03/21] soc: renesas: rcar-rst: Add support for RZ/G1N [4.4.y-cip,04/21] ARM: shmobile: r8a7744: Add clock index macros for DT sources [4.4.y-cip,05/21] clk: shmobile: Compile clk-rcar-gen2.c when using the r8a7744 [4.4.y-cip,06/21] ARM: shmobile: r8a7744: Basic SoC support [4.4.y-cip,07/21] clk: shmobile: Document r8a7744 CPG clock support [4.4.y-cip,08/21] clk: shmobile: Document r8a7744 MSTP clock support [4.4.y-cip,09/21] clk: shmobile: Document r8a7744 CPG DIV6 clock support [4.4.y-cip,10/21] ARM: multi_v7_defconfig: Enable r8a7744 SoC [4.4.y-cip,11/21] ARM: shmobile: defconfig: Enable r8a7744 SoC [4.4.y-cip,12/21] ARM: debug-ll: Add support for r8a7744 [4.4.y-cip,13/21] dt-bindings: pinctrl: sh-pfc: Document r8a7744 PFC support [4.4.y-cip,14/21] pinctrl: sh-pfc: r8a7791: Add r8a7744 support [4.4.y-cip,15/21] ARM: dts: iwg20d-q7-common: Move pciec node out of common dtsi [4.4.y-cip,16/21] dt-bindings: serial: sh-sci: Document r8a7744 bindings [4.4.y-cip,17/21] ARM: dts: r8a7744: Initial SoC device tree [4.4.y-cip,18/21] dt-bindings: arm: renesas: Document iWave RZ/G1N SOM [4.4.y-cip,19/21] dt-bindings: arm: renesas: Document iW-RainboW-G20D-Qseven-RZG1N board [4.4.y-cip,20/21] ARM: dts: r8a7744-iwg20m: Add iWave RZ/G1N Qseven SOM [4.4.y-cip,21/21] ARM: dts: r8a7744-iwg20d-q7: Add support for iWave G20D-Q7 board based on RZ/G1N

Message ID

1573737877-11733-7-git-send-email-biju.das@bp.renesas.com (mailing list archive)

State

Accepted

Headers

DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 78DBA2072E
From: Biju Das <biju.das@bp.renesas.com>
To: cip-dev@lists.cip-project.org,
	Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@toshiba.co.jp>,
	Pavel Machek <pavel@denx.de>
Date: Thu, 14 Nov 2019 13:24:22 +0000
Message-Id: <1573737877-11733-7-git-send-email-biju.das@bp.renesas.com>
In-Reply-To: <1573737877-11733-1-git-send-email-biju.das@bp.renesas.com>
References: <1573737877-11733-1-git-send-email-biju.das@bp.renesas.com>
Cc: Biju Das <biju.das@bp.renesas.com>
Subject: [cip-dev] [PATCH 4.4.y-cip 06/21] ARM: shmobile: r8a7744: Basic SoC
	support
Precedence: list
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Sender: cip-dev-bounces@lists.cip-project.org
Errors-To: cip-dev-bounces@lists.cip-project.org

Series

Add iWave RZ/G1N support | expand

Commit Message

Biju Das Nov. 14, 2019, 1:24 p.m. UTC

commit bc8871536246e489407a7114a597c0a2a72de895 upstream.

Add minimal support for the RZ/G1N (R8A7744) SoC.

Signed-off-by: Biju Das <biju.das@bp.renesas.com>
Reviewed-by: Fabrizio Castro <fabrizio.castro@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
Signed-off-by: Biju Das <biju.das@bp.renesas.com>
[ removed compatible string renesas,r8a7744-cpg-mssr ]
---
 arch/arm/mach-shmobile/Kconfig           | 5 +++++
 arch/arm/mach-shmobile/pm-rcar-gen2.c    | 2 ++
 arch/arm/mach-shmobile/setup-rcar-gen2.c | 1 +
 3 files changed, 8 insertions(+)

diff --git a/arch/arm/mach-shmobile/Kconfig b/arch/arm/mach-shmobile/Kconfig
index 31549b7..79b66a1 100644
--- a/arch/arm/mach-shmobile/Kconfig
+++ b/arch/arm/mach-shmobile/Kconfig
@@ -68,6 +68,11 @@  config ARCH_R8A7743
 	bool "RZ/G1M (R8A77430)"
 	select ARCH_RCAR_GEN2
 
+config ARCH_R8A7744
+	bool "RZ/G1N (R8A77440)"
+	select ARCH_RCAR_GEN2
+	select ARM_ERRATA_798181 if SMP
+
 config ARCH_R8A7745
 	bool "RZ/G1E (R8A77450)"
 	select ARCH_RCAR_GEN2
diff --git a/arch/arm/mach-shmobile/pm-rcar-gen2.c b/arch/arm/mach-shmobile/pm-rcar-gen2.c
index 419575e..dd1c9e0 100644
--- a/arch/arm/mach-shmobile/pm-rcar-gen2.c
+++ b/arch/arm/mach-shmobile/pm-rcar-gen2.c
@@ -99,6 +99,8 @@  void __init rcar_gen2_pm_init(void)
 		syscier = 0x00111003;
 	else if (of_machine_is_compatible("renesas,r8a7743"))
 		syscier = 0x00101003;
+	else if (of_machine_is_compatible("renesas,r8a7744"))
+		syscier = 0x00101003;
 	else if (of_machine_is_compatible("renesas,r8a7745"))
 		syscier = 0x00300060;
 	else if (of_machine_is_compatible("renesas,r8a77470"))
diff --git a/arch/arm/mach-shmobile/setup-rcar-gen2.c b/arch/arm/mach-shmobile/setup-rcar-gen2.c
index 6e0c0ce..50c57c8 100644
--- a/arch/arm/mach-shmobile/setup-rcar-gen2.c
+++ b/arch/arm/mach-shmobile/setup-rcar-gen2.c
@@ -208,6 +208,7 @@  MACHINE_END
 
 static const char * const rz_g1_boards_compat_dt[] __initconst = {
 	"renesas,r8a7743",
+	"renesas,r8a7744",
 	"renesas,r8a7745",
 	"renesas,r8a77470",
 	NULL,

[4.4.y-cip,06/21] ARM: shmobile: r8a7744: Basic SoC support

Commit Message

Patch