From patchwork Sun Mar 15 13:43:46 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sam Ravnborg X-Patchwork-Id: 11438917 Return-Path: Received: from mail.kernel.org (pdx-korg-mail-1.web.codeaurora.org [172.30.200.123]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id BBE6A6CA for ; Sun, 15 Mar 2020 13:44:46 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 912E6206E9 for ; Sun, 15 Mar 2020 13:44:46 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=fail reason="signature verification failed" (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="JagdCvMA" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728657AbgCONoq (ORCPT ); Sun, 15 Mar 2020 09:44:46 -0400 Received: from mail-lf1-f65.google.com ([209.85.167.65]:42468 "EHLO mail-lf1-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728648AbgCONop (ORCPT ); Sun, 15 Mar 2020 09:44:45 -0400 Received: by mail-lf1-f65.google.com with SMTP id t21so11694080lfe.9; Sun, 15 Mar 2020 06:44:42 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=sender:from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=jtMrDxJy31xrdFsGU2391ZwFHhJDxHO6W5BAOG9U3Fo=; b=JagdCvMAfAnowjwNJiUB8Fgt8YKQloYwbMaMzzhc/SMID1feWlvGbPBuGEs3C/2fKR 4pReNO67WL6Kfl0j8YXno0IJHNIV0TyphX07WkjZSMPs8tFN23Qf5llY8/9cJjLAL2Ph i6BuXLS920OPJnTGZe9fgBuXno06GLPcg3PedtvNRA1ItSWqZ7b8rvXTnSkhjimgz+WW b4HA8OH5fQL+IcBSK2rlxUHX2ToUpdPZyNbn2kHMU0o+UGIYC64K/BAk5UD0lSiqm1qC NaoI6h5pwrfcBd9naMpMUwmILeRj7C4XKMrJgI+YjQGaEPEMWw0iM4CSR+exdRPhZ+BA Z0Ew== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:sender:from:to:cc:subject:date:message-id :in-reply-to:references:mime-version:content-transfer-encoding; bh=jtMrDxJy31xrdFsGU2391ZwFHhJDxHO6W5BAOG9U3Fo=; b=cEQSc5CEwSnlfrOqIkzmg/NjY0Lhw8hmL56jsPydspOIDYBkLjvJGcBgPbnWx24HQ/ hELjG62avIttrPMyTsmOgyorqEFptNT7Qk5RuXXZWjc0EUeG8D3hsEIHr4dhpGyJTRPa HSyrM1cCoZTnCNqRADoGScCESUMHsz43WyuXMA/rzlbZt/4DrUBpL2eJBtEpOYsxk5Dg iq96Su+iAdbs3WAMLUNBNSYH5gcKC2KPzaez3GwxXFG6cIq1aEmVdFkIwycvzGUv+414 TUAO3U0eQYATLDm9cwc3/7UVxxtRzPAmap3bICtcr83dPQRVzuXWcTJgqj6PFSm45yY7 /xoA== X-Gm-Message-State: ANhLgQ0BYL1fRN+y80/2wXKJDZglBndisupgX/AZ0XkOT+zhk6lF/5tx mdguAG3Opxh5vW5UOoVuwLQ= X-Google-Smtp-Source: ADFU+vsXaWoLrxW4M5P16M5cGROxxT7ByHuzAkUsaafQRyocd8t0+QlpF0GSnF0ZUp8vJUYIo7AsOQ== X-Received: by 2002:ac2:5465:: with SMTP id e5mr12477956lfn.210.1584279881255; Sun, 15 Mar 2020 06:44:41 -0700 (PDT) Received: from saturn.lan (18.158-248-194.customer.lyse.net. [158.248.194.18]) by smtp.gmail.com with ESMTPSA id a9sm23025212lfb.21.2020.03.15.06.44.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 15 Mar 2020 06:44:40 -0700 (PDT) From: Sam Ravnborg To: dri-devel@lists.freedesktop.org, Thierry Reding , Rob Herring , devicetree@vger.kernel.org Cc: Alexandre Courbot , Andrzej Hajda , Brian Masney , Chris Zhong , Douglas Anderson , Guido Gunther , Heiko Schocher , Nikolaus Schaller , Hoegeun Kwon , Jagan Teki , Jerry Han , Jonathan Bakker , Laurent Pinchart , Lin Huang , Linus Walleij , linux-spi@vger.kernel.org, Marco Franchi , Marek Belisko , Mark Brown , Maxime Ripard , Maxime Ripard , Nickey Yang , Paul Cercueil , Peter Rosin , Peter Ujfalusi , Purism Kernel Team , Robert Chiras , Sam Ravnborg , Sandeep Panda , Stefan Mavrodiev , Tomi Valkeinen , Tony Lindgren , Vinay Simha BN , Werner Johansson Subject: [PATCH v1 06/36] dt-bindings: display: convert ilitek,ili9322 to DT Schema Date: Sun, 15 Mar 2020 14:43:46 +0100 Message-Id: <20200315134416.16527-7-sam@ravnborg.org> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20200315134416.16527-1-sam@ravnborg.org> References: <20200315134416.16527-1-sam@ravnborg.org> MIME-Version: 1.0 Sender: linux-spi-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-spi@vger.kernel.org The .txt binding explains: " The following optional properties only apply to RGB and YUV input modes and can be omitted for BT.656 input modes: " This constraint is not implmented in the DT Schema. The original binding from the .txt file referenced properties that is included in panel-timing.yaml. These properties are kept here as we want as close to a 1:1 conversion as we can. If the properties should be dropped from the binding then this is a follow-up patch. The properties in question are: - pixelclk-active - de-active - hsync-active - vsync-active Signed-off-by: Sam Ravnborg Cc: Linus Walleij Cc: Thierry Reding Cc: Sam Ravnborg Reviewed-by: Linus Walleij --- .../bindings/display/panel/ilitek,ili9322.txt | 49 ---------- .../display/panel/ilitek,ili9322.yaml | 90 +++++++++++++++++++ 2 files changed, 90 insertions(+), 49 deletions(-) delete mode 100644 Documentation/devicetree/bindings/display/panel/ilitek,ili9322.txt create mode 100644 Documentation/devicetree/bindings/display/panel/ilitek,ili9322.yaml diff --git a/Documentation/devicetree/bindings/display/panel/ilitek,ili9322.txt b/Documentation/devicetree/bindings/display/panel/ilitek,ili9322.txt deleted file mode 100644 index 3d5ce6ad6ec7..000000000000 --- a/Documentation/devicetree/bindings/display/panel/ilitek,ili9322.txt +++ /dev/null @@ -1,49 +0,0 @@ -Ilitek ILI9322 TFT panel driver with SPI control bus - -This is a driver for 320x240 TFT panels, accepting a variety of input -streams that get adapted and scaled to the panel. The panel output has -960 TFT source driver pins and 240 TFT gate driver pins, VCOM, VCOML and -VCOMH outputs. - -Required properties: - - compatible: "dlink,dir-685-panel", "ilitek,ili9322" - (full system-specific compatible is always required to look up configuration) - - reg: address of the panel on the SPI bus - -Optional properties: - - vcc-supply: core voltage supply, see regulator/regulator.txt - - iovcc-supply: voltage supply for the interface input/output signals, - see regulator/regulator.txt - - vci-supply: voltage supply for analog parts, see regulator/regulator.txt - - reset-gpios: a GPIO spec for the reset pin, see gpio/gpio.txt - - The following optional properties only apply to RGB and YUV input modes and - can be omitted for BT.656 input modes: - - - pixelclk-active: see display/panel/display-timing.txt - - de-active: see display/panel/display-timing.txt - - hsync-active: see display/panel/display-timing.txt - - vsync-active: see display/panel/display-timing.txt - -The panel must obey the rules for a SPI slave device as specified in -spi/spi-bus.txt - -The device node can contain one 'port' child node with one child -'endpoint' node, according to the bindings defined in -media/video-interfaces.txt. This node should describe panel's video bus. - -Example: - -panel: display@0 { - compatible = "dlink,dir-685-panel", "ilitek,ili9322"; - reg = <0>; - vcc-supply = <&vdisp>; - iovcc-supply = <&vdisp>; - vci-supply = <&vdisp>; - - port { - panel_in: endpoint { - remote-endpoint = <&display_out>; - }; - }; -}; diff --git a/Documentation/devicetree/bindings/display/panel/ilitek,ili9322.yaml b/Documentation/devicetree/bindings/display/panel/ilitek,ili9322.yaml new file mode 100644 index 000000000000..9f165f12fc32 --- /dev/null +++ b/Documentation/devicetree/bindings/display/panel/ilitek,ili9322.yaml @@ -0,0 +1,90 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/display/panel/ilitek,ili9322.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Ilitek ILI9322 TFT panel driver with SPI control bus + +maintainers: + - Linus Walleij + +description: | + This is a driver for 320x240 TFT panels, accepting a variety of input + streams that get adapted and scaled to the panel. The panel output has + 960 TFT source driver pins and 240 TFT gate driver pins, VCOM, VCOML and + VCOMH outputs. + + The panel must obey the rules for a SPI slave device as specified in + spi/spi-bus.txt + +allOf: + - $ref: panel-common.yaml# + - $ref: ../../spi/spi-slave.yaml# + +properties: + compatible: + items: + - enum: + - dlink,dir-685-panel + + - const: ilitek,ili9322 + + reset-gpios: true + port: true + + vcc-supply: + description: Core voltage supply + + iovcc-supply: + description: Voltage supply for the interface input/output signals + + vci-supply: + description: Voltage supply for analog parts + + pixelclk-active: + description: | + Optional property, applies only to RGB and YUV input modes and + can be omitted for BT.656 input modes + + de-active: + description: | + Optional property, applies only to RGB and YUV input modes and + can be omitted for BT.656 input modes + + hsync-active: + description: | + Optional property, applies only to RGB and YUV input modes and + can be omitted for BT.656 input modes + + vsync-active: + description: | + Optional property, applies only to RGB and YUV input modes and + can be omitted for BT.656 input modes + +required: + - compatible + - reg + +examples: + - | + spi { + #address-cells = <1>; + #size-cells = <0>; + + panel: display@0 { + compatible = "dlink,dir-685-panel", "ilitek,ili9322"; + reg = <0>; + vcc-supply = <&vdisp>; + iovcc-supply = <&vdisp>; + vci-supply = <&vdisp>; + + port { + panel_in: endpoint { + remote-endpoint = <&display_out>; + }; + }; + }; + }; + +...