Message ID | 20200521191610.10941-28-peter.maydell@linaro.org (mailing list archive) |
---|---|
State | New, archived |
Headers | show
Return-Path: <SRS0=zhSd=7D=nongnu.org=qemu-devel-bounces+patchwork-qemu-devel=patchwork.kernel.org@kernel.org> Received: from mail.kernel.org (pdx-korg-mail-1.web.codeaurora.org [172.30.200.123]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id AA117912 for <patchwork-qemu-devel@patchwork.kernel.org>; Thu, 21 May 2020 19:30:25 +0000 (UTC) Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 8032E207D3 for <patchwork-qemu-devel@patchwork.kernel.org>; Thu, 21 May 2020 19:30:25 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="W9L3eJ+E" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 8032E207D3 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=linaro.org Authentication-Results: mail.kernel.org; spf=pass smtp.mailfrom=qemu-devel-bounces+patchwork-qemu-devel=patchwork.kernel.org@nongnu.org Received: from localhost ([::1]:43054 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from <qemu-devel-bounces+patchwork-qemu-devel=patchwork.kernel.org@nongnu.org>) id 1jbqtc-0008DK-Kj for patchwork-qemu-devel@patchwork.kernel.org; Thu, 21 May 2020 15:30:24 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:38158) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from <peter.maydell@linaro.org>) id 1jbqgQ-00030u-Qn for qemu-devel@nongnu.org; Thu, 21 May 2020 15:16:46 -0400 Received: from mail-wr1-x42a.google.com ([2a00:1450:4864:20::42a]:33453) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from <peter.maydell@linaro.org>) id 1jbqgP-0000VK-Q1 for qemu-devel@nongnu.org; Thu, 21 May 2020 15:16:46 -0400 Received: by mail-wr1-x42a.google.com with SMTP id l11so7811112wru.0 for <qemu-devel@nongnu.org>; Thu, 21 May 2020 12:16:45 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:subject:date:message-id:in-reply-to:references:mime-version :content-transfer-encoding; bh=L3EBlkC846TlitKEKsoLOy71erLb9L5nYlku8kDSWCM=; b=W9L3eJ+ElVnuWx37iAUFLxZDCogjYBrCxLitsboj4Kkfl17IRFGgjAlgqhkf5PMiWv Qaq7sMryOL/TRS061Tb8YOFGjaoVc8m5Omru2htNhasxYXW3bAG0QnFrssfH3F1tNWjz 5eWqUQ7PeErDrHt8W2OmnEZsOIT30UF1/Rsn7mqOoBn9i2s7FcMlJqMWO46KOYo3/qMz FEJNj2DvOPYIhshTLz1zn2KY7d5WppK5VYBdgtcIM+h5bhGTbDlb36FzS94/ZMKxVr2Q XDTtfVyy4zK1PX/Y2VUzcOrLe5t4iTifGMPdFIIJG7XH9GfqZRx/thE+dOyRdsIn4Oxn jnkQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=L3EBlkC846TlitKEKsoLOy71erLb9L5nYlku8kDSWCM=; b=NBf9d0BcOWNpTKPHy+fshVwqUwubl4iM2MYIRo/DUfmNVpTKXYXXo1j5IK/gIEIJVA AUg/MqJLmYqkCXcg4LhDJ1oMzo71rwALD3CHsPajIn0LVebH9ESHeb9DwPQEDELLya+/ EOxWOwHcintGveGcSaSKlV6mr3sneGGVDU3CEjOGO5stq3s/xVKnYQMeLddCP3v/PELI TMvJKeSMgMz2LX+ei5MJzjN3RioTInkxIQ4PfmYwF4biLUateNf1Glg/9IqlDdcQyEc6 0YDj4mhCf/v3WEJUbAMUHREThtQ3jBmwsUv2qjjwSG0C+wV0dn9PyQWW20VZN4AIGV9c BY9Q== X-Gm-Message-State: AOAM5329UZEd1kPejnxnfSvUdEpgHoE5SvgK3rSs3HvQCNeo4DknQFOC NFwYCbiZLKZLu2kL/rLTYoaMVpcoXeM7mA== X-Google-Smtp-Source: ABdhPJzs5ZLIWAPszcP2LOZ4Dl7KZoi7ZhASx0SkQy0jCPwROI8oiNny3FH6GY6N5SY29gjsfPWx7w== X-Received: by 2002:a05:6000:114e:: with SMTP id d14mr112709wrx.110.1590088603861; Thu, 21 May 2020 12:16:43 -0700 (PDT) Received: from orth.archaic.org.uk (orth.archaic.org.uk. [81.2.115.148]) by smtp.gmail.com with ESMTPSA id z124sm7335100wmg.20.2020.05.21.12.16.43 for <qemu-devel@nongnu.org> (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 21 May 2020 12:16:43 -0700 (PDT) From: Peter Maydell <peter.maydell@linaro.org> To: qemu-devel@nongnu.org Subject: [PULL 27/29] target/arm: Allow user-mode code to write CPSR.E via MSR Date: Thu, 21 May 2020 20:16:08 +0100 Message-Id: <20200521191610.10941-28-peter.maydell@linaro.org> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20200521191610.10941-1-peter.maydell@linaro.org> References: <20200521191610.10941-1-peter.maydell@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Received-SPF: pass client-ip=2a00:1450:4864:20::42a; envelope-from=peter.maydell@linaro.org; helo=mail-wr1-x42a.google.com X-detected-operating-system: by eggs.gnu.org: No matching host in p0f cache. That's all we know. X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_PASS=-0.001, URIBL_BLOCKED=0.001 autolearn=_AUTOLEARN X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: <qemu-devel.nongnu.org> List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>, <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe> List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel> List-Post: <mailto:qemu-devel@nongnu.org> List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help> List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>, <mailto:qemu-devel-request@nongnu.org?subject=subscribe> Errors-To: qemu-devel-bounces+patchwork-qemu-devel=patchwork.kernel.org@nongnu.org Sender: "Qemu-devel" <qemu-devel-bounces+patchwork-qemu-devel=patchwork.kernel.org@nongnu.org> |
Series |
[PULL,01/29] tests/acceptance: Add a test for the canon-a1100 machine
|
expand
|
diff --git a/target/arm/cpu.h b/target/arm/cpu.h index 5d995368d4f..677584e5da0 100644 --- a/target/arm/cpu.h +++ b/target/arm/cpu.h @@ -1230,7 +1230,7 @@ void pmu_init(ARMCPU *cpu); #define CACHED_CPSR_BITS (CPSR_T | CPSR_AIF | CPSR_GE | CPSR_IT | CPSR_Q \ | CPSR_NZCV) /* Bits writable in user mode. */ -#define CPSR_USER (CPSR_NZCV | CPSR_Q | CPSR_GE) +#define CPSR_USER (CPSR_NZCV | CPSR_Q | CPSR_GE | CPSR_E) /* Execution state bits. MRS read as zero, MSR writes ignored. */ #define CPSR_EXEC (CPSR_T | CPSR_IT | CPSR_J | CPSR_IL) diff --git a/linux-user/arm/signal.c b/linux-user/arm/signal.c index d96fc27ce11..8020c80acb5 100644 --- a/linux-user/arm/signal.c +++ b/linux-user/arm/signal.c @@ -546,6 +546,7 @@ restore_sigcontext(CPUARMState *env, struct target_sigcontext *sc) #ifdef TARGET_CONFIG_CPU_32 __get_user(cpsr, &sc->arm_cpsr); cpsr_write(env, cpsr, CPSR_USER | CPSR_EXEC, CPSRWriteByInstr); + arm_rebuild_hflags(env); #endif err |= !valid_user_regs(env);