From patchwork Tue Mar 18 22:04:19 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Alex G." X-Patchwork-Id: 3856581 Return-Path: X-Original-To: patchwork-linux-spi@patchwork.kernel.org Delivered-To: patchwork-parsemail@patchwork2.web.kernel.org Received: from mail.kernel.org (mail.kernel.org [198.145.19.201]) by patchwork2.web.kernel.org (Postfix) with ESMTP id 2A6A8BF540 for ; Wed, 19 Mar 2014 17:58:45 +0000 (UTC) Received: from mail.kernel.org (localhost [127.0.0.1]) by mail.kernel.org (Postfix) with ESMTP id 4B0B920131 for ; Wed, 19 Mar 2014 17:58:44 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 5E00D2011B for ; Wed, 19 Mar 2014 17:58:43 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1758169AbaCRWEp (ORCPT ); Tue, 18 Mar 2014 18:04:45 -0400 Received: from mail-oa0-f42.google.com ([209.85.219.42]:32835 "EHLO mail-oa0-f42.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1756173AbaCRWEW (ORCPT ); Tue, 18 Mar 2014 18:04:22 -0400 Received: by mail-oa0-f42.google.com with SMTP id i4so7710220oah.29 for ; Tue, 18 Mar 2014 15:04:22 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20120113; h=from:to:cc:subject:date:message-id:user-agent:mime-version :content-transfer-encoding:content-type; bh=Hm2Ia8BV+qeiwYuxpAjfnNXa0mlbcEBX3yASvg8ls+k=; b=FpiFXCvM2f9TkC0dNqRc3Vr4+gTKl7MVg3dcdY1KgYJKbmR8h9YYp5Ptd9yi1k4B5D gCNYU7OZBir1x6OmG+oN5Mjysv6xWrXtaz1pTMiHqI/RxtYrmgDk2vMPQSYIIGR1vBGh b4E/XOf5mfYuzWExKm+/spu0OiAoXKsPgGNSHYscli6zyKot2yt1W3sTervOtL7C4ysX +Q6wF7KQeTm6QK7TAqbR8mXzmadtdkxwgIZuF1BcFkXIF1L+CDfLwpOJuetikDFKLNP1 UIDwgN6jbh8eiRgA2cQC+KLW3KQ+AtaHxMUYIwXIOG/F/vE1xy4LxTakpi2zM413NWQX EHkQ== X-Received: by 10.60.172.70 with SMTP id ba6mr28850602oec.17.1395180262311; Tue, 18 Mar 2014 15:04:22 -0700 (PDT) Received: from nukelap.gtech (50.97.94.37-static.reverse.softlayer.com. [50.97.94.37]) by mx.google.com with ESMTPSA id xy4sm65873091oeb.9.2014.03.18.15.04.20 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 18 Mar 2014 15:04:21 -0700 (PDT) From: Alexandru Gagniuc To: linux-sunxi@googlegroups.com Cc: maxime.ripard@free-electrons.com, linux-spi@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH 1/2] v1 ARM: sun4i: spi: Allow Rx transfers larger than FIFO size Date: Tue, 18 Mar 2014 17:04:19 -0500 Message-ID: <2167943.Zs1zPAMITN@nukelap.gtech> User-Agent: KMail/4.12.2 (Linux/3.13.5-202.fc20.x86_64; KDE/4.12.2; x86_64; ; ) MIME-Version: 1.0 Sender: linux-spi-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-spi@vger.kernel.org X-Spam-Status: No, score=-6.8 required=5.0 tests=BAYES_00, DKIM_ADSP_CUSTOM_MED, DKIM_SIGNED, FREEMAIL_FROM, RCVD_IN_DNSWL_HI, T_DKIM_INVALID, T_RP_MATCHES_RCVD, UNPARSEABLE_RELAY autolearn=unavailable version=3.3.1 X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP SPI transfers were limited to one FIFO depth, which is 64 bytes. This was an artificial limitation, however, as the hardware can handle much larger bursts. To accommodate this, we enable the interrupt when the Rx FIFO is 3/4 full, and drain the FIFO within the interrupt handler. The 3/4 ratio was chosen arbitrarily, with the intention to reduce the potential number of interrupts. Since the SUN4I_CTL_TP bit is set, the hardware will pause transmission whenever the FIFO is full, so there is no risk of losing data if we can't service the interrupt in time. This patch only handles long Rx transfers, and continues to return -EINVAL on long Tx transfers. Tx transfers are handled in a subsequent patch. Signed-off-by: Alexandru Gagniuc --- drivers/spi/spi-sun4i.c | 24 ++++++++++++++++++++---- 1 file changed, 20 insertions(+), 4 deletions(-) reinit_completion(&sspi->done); @@ -274,7 +280,8 @@ static int sun4i_spi_transfer_one(struct spi_master *master, sun4i_spi_fill_fifo(sspi, SUN4I_FIFO_DEPTH); /* Enable the interrupts */ - sun4i_spi_write(sspi, SUN4I_INT_CTL_REG, SUN4I_INT_CTL_TC); + sun4i_spi_write(sspi, SUN4I_INT_CTL_REG, SUN4I_INT_CTL_TC | + SUN4I_INT_CTL_RF_F34); /* Start the transfer */ reg = sun4i_spi_read(sspi, SUN4I_CTL_REG); @@ -287,7 +294,7 @@ static int sun4i_spi_transfer_one(struct spi_master *master, goto out; } - sun4i_spi_drain_fifo(sspi, SUN4I_FIFO_DEPTH); + /* FIFO is drained during the interrupt handler */ out: sun4i_spi_write(sspi, SUN4I_INT_CTL_REG, 0); @@ -303,10 +310,19 @@ static irqreturn_t sun4i_spi_handler(int irq, void *dev_id) /* Transfer complete */ if (status & SUN4I_INT_CTL_TC) { sun4i_spi_write(sspi, SUN4I_INT_STA_REG, SUN4I_INT_CTL_TC); + sun4i_spi_drain_fifo(sspi, SUN4I_FIFO_DEPTH); complete(&sspi->done); return IRQ_HANDLED; } + /* Receive FIFO 3/4 full */ + if (status & SUN4I_INT_CTL_RF_F34) { + sun4i_spi_drain_fifo(sspi, SUN4I_FIFO_DEPTH); + /* Only clear the interrupt _after_ draining the FIFO */ + sun4i_spi_write(sspi, SUN4I_INT_STA_REG, SUN4I_INT_CTL_RF_F34); + return IRQ_HANDLED; + } + return IRQ_NONE; } diff --git a/drivers/spi/spi-sun4i.c b/drivers/spi/spi-sun4i.c index 3f82705..09d4b54 100644 --- a/drivers/spi/spi-sun4i.c +++ b/drivers/spi/spi-sun4i.c @@ -47,6 +47,7 @@ #define SUN4I_CTL_TP BIT(18) #define SUN4I_INT_CTL_REG 0x0c +#define SUN4I_INT_CTL_RF_F34 BIT(4) #define SUN4I_INT_CTL_TC BIT(16) #define SUN4I_INT_STA_REG 0x10 @@ -68,6 +69,8 @@ #define SUN4I_XMIT_CNT_REG 0x24 #define SUN4I_XMIT_CNT(cnt) ((cnt) & 0xffffff) +#define SUN4I_MAX_XFER_SIZE 0xffffff + #define SUN4I_FIFO_STA_REG 0x28 #define SUN4I_FIFO_STA_RF_CNT_MASK 0x7f #define SUN4I_FIFO_STA_RF_CNT_BITS 0 @@ -175,8 +178,11 @@ static int sun4i_spi_transfer_one(struct spi_master *master, int ret = 0; u32 reg; - /* We don't support transfer larger than the FIFO */ - if (tfr->len > SUN4I_FIFO_DEPTH) + if (tfr->len > SUN4I_MAX_XFER_SIZE) + return -EINVAL; + + /* We only support read transfers larger than the FIFO */ + if ((tfr->len > SUN4I_FIFO_DEPTH) && tfr->tx_buf) return -EINVAL;