From patchwork Thu Oct 16 11:02:32 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "jinkun.hong" X-Patchwork-Id: 5091491 Return-Path: X-Original-To: patchwork-linux-rockchip@patchwork.kernel.org Delivered-To: patchwork-parsemail@patchwork2.web.kernel.org Received: from mail.kernel.org (mail.kernel.org [198.145.19.201]) by patchwork2.web.kernel.org (Postfix) with ESMTP id 0CD09C11AD for ; Thu, 16 Oct 2014 11:07:47 +0000 (UTC) Received: from mail.kernel.org (localhost [127.0.0.1]) by mail.kernel.org (Postfix) with ESMTP id 3AEFE201F5 for ; Thu, 16 Oct 2014 11:07:46 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.9]) (using TLSv1.2 with cipher DHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 634AD201EF for ; Thu, 16 Oct 2014 11:07:45 +0000 (UTC) Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.80.1 #2 (Red Hat Linux)) id 1XeiuG-000753-08; Thu, 16 Oct 2014 11:07:44 +0000 Received: from mail-pa0-f66.google.com ([209.85.220.66]) by bombadil.infradead.org with esmtps (Exim 4.80.1 #2 (Red Hat Linux)) id 1XeiqL-0002aM-Hf; Thu, 16 Oct 2014 11:03:42 +0000 Received: by mail-pa0-f66.google.com with SMTP id rd3so1333248pab.1 for ; Thu, 16 Oct 2014 04:03:23 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=H7wE7qgNrBXM22ihu/AghCqG/3Ua7FwQrGgwfQgmRP0=; b=NXFWGzlliz155o62H+EYk8Rkvnmdm2oDBWm0bJUvez/fwxcTMZ46M4b4++dNYbzX9v CLV2/+nOrFQ8S8ilbFNyvlCynSfEu3bM4wyR66gI4k50WVIPZfZ2Va9N6nemFWlEqUvC KCFrXTzQrWyHGXp7vne1hGRhmZYF8QIjKz5BP9HiWMRm5+UGmTKKy1WZNseH91jAzi2Y 7oZeU7/4MHplpJnBinRPKNrvifXCqrRKBa3YC/aGMrMGNhc9S9hHb8lPlI5S9wbBOHwK PeR5+E8VZOuoqSlWbgnTCgd1Q6LWpcah2wohpJt5z+bUHedgFGM+dmCpOHT+oeKNuO1m LYxA== X-Received: by 10.68.218.162 with SMTP id ph2mr533457pbc.19.1413457403097; Thu, 16 Oct 2014 04:03:23 -0700 (PDT) Received: from ubuntu.localdomain ([58.22.7.114]) by mx.google.com with ESMTPSA id nx6sm19636482pab.46.2014.10.16.04.03.14 for (version=TLSv1.1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Thu, 16 Oct 2014 04:03:22 -0700 (PDT) From: "jinkun.hong" To: linus.walleij@linaro.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH v3 2/3] dt-bindings: add document of Rockchip power domain Date: Thu, 16 Oct 2014 04:02:32 -0700 Message-Id: <1413457353-4222-3-git-send-email-jinkun.hong@rock-chips.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1413457353-4222-1-git-send-email-jinkun.hong@rock-chips.com> References: <1413457353-4222-1-git-send-email-jinkun.hong@rock-chips.com> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20141016_040341_625301_9FF89215 X-CRM114-Status: GOOD ( 10.01 ) X-Spam-Score: -0.7 (/) Cc: Mark Rutland , devicetree@vger.kernel.org, Ulf Hansson , Russell King , Heiko Stuebner , Pawel Moll , Ian Campbell , "jinkun.hong" , Randy Dunlap , linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, dianders@chromium.org, linux-rockchip@lists.infradead.org, Rob Herring , Kumar Gala , Grant Likely , Jack Dai X-BeenThere: linux-rockchip@lists.infradead.org X-Mailman-Version: 2.1.18-1 Precedence: list List-Id: Upstream kernel work for Rockchip platforms List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , MIME-Version: 1.0 Sender: "Linux-rockchip" Errors-To: linux-rockchip-bounces+patchwork-linux-rockchip=patchwork.kernel.org@lists.infradead.org X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_NONE, T_RP_MATCHES_RCVD, UNPARSEABLE_RELAY autolearn=unavailable version=3.3.1 X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP From: "jinkun.hong" Signed-off-by: Jack Dai Signed-off-by: jinkun.hong --- Changes in v3: - DT structure has changed Changes in v2: - move clocks to "optional" .../bindings/arm/rockchip/power_domain.txt | 46 ++++++++++++++++++++ 1 file changed, 46 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/rockchip/power_domain.txt diff --git a/Documentation/devicetree/bindings/arm/rockchip/power_domain.txt b/Documentation/devicetree/bindings/arm/rockchip/power_domain.txt new file mode 100644 index 0000000..f8357b3 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/rockchip/power_domain.txt @@ -0,0 +1,46 @@ +* Rockchip Power Domains + +Rockchip processors include support for multiple power domains which can be +powered up/down by software based on different application scenes to save power. + +Required properties for power domain controller: +- compatible: should be one of the following. + * rockchip,rk3288-power-gpu - for rk3288 type gpu power domain. + * rockchip,rk3288-power-hevc - for rk3288 type hevc power domain. + * rockchip,rk3288-power-video - for rk3288 type video power domain. + * rockchip,rk3288-power-vio - for rk3288 type vio power domain. +- rockchip,pmu: phandle referencing a syscon providing the pmu registers +- #power-domain-cells: Number of cells in a power-domain specifier. + should be 0. + +Example: + + gpu_power: gpu-power-controller { + compatible = "rockchip,rk3288-power-gpu"; + rockchip,pmu = <&pmu>; + #power-domain-cells = <0>; + }; + + hevc_power: hevc-power-controller { + compatible = "rockchip,rk3288-power-hevc"; + rockchip,pmu = <&pmu>; + #power-domain-cells = <0>; + }; + + video_power: video-power-controller { + compatible = "rockchip,rk3288-power-video"; + rockchip,pmu = <&pmu>; + #power-domain-cells = <0>; + }; + + vio_power: vio-power-controller { + compatible = "rockchip,rk3288-power-vio"; + rockchip,pmu = <&pmu>; + #power-domain-cells = <0>; + }; + + gpu: gpu@0xffa30000 { + ... + power-domains = <&gpu_power>; + ... + };