[2/6] ARM: AM43xx: Add the PRM IRQ register offsets
diff mbox

Message ID 1434954176-9605-3-git-send-email-j-keerthy@ti.com
State New
Headers show

Commit Message

Keerthy June 22, 2015, 6:22 a.m. UTC
Add the PRM IRQ register offsets.

Signed-off-by: Keerthy <j-keerthy@ti.com>
---
 arch/arm/mach-omap2/prcm43xx.h | 5 +++++
 1 file changed, 5 insertions(+)

Comments

Tero Kristo July 7, 2015, 11:55 a.m. UTC | #1
On 06/22/2015 09:22 AM, Keerthy wrote:
> Add the PRM IRQ register offsets.

This patch doesn't apply cleanly to 4.2-rc1.

-Tero

>
> Signed-off-by: Keerthy <j-keerthy@ti.com>
> ---
>   arch/arm/mach-omap2/prcm43xx.h | 5 +++++
>   1 file changed, 5 insertions(+)
>
> diff --git a/arch/arm/mach-omap2/prcm43xx.h b/arch/arm/mach-omap2/prcm43xx.h
> index d026199..ec1ac5c 100644
> --- a/arch/arm/mach-omap2/prcm43xx.h
> +++ b/arch/arm/mach-omap2/prcm43xx.h
> @@ -25,6 +25,10 @@
>   #define AM43XX_PRM_WKUP_INST				0x2000
>   #define AM43XX_PRM_DEVICE_INST				0x4000
>
> +/* PRM_IRQ offsets */
> +#define AM43XX_PRM_IRQSTATUS_MPU_OFFSET			0x0004
> +#define AM43XX_PRM_IRQENABLE_MPU_OFFSET			0x0008
> +
>   /* RM RSTCTRL offsets */
>   #define AM43XX_RM_PER_RSTCTRL_OFFSET			0x0010
>   #define AM43XX_RM_GFX_RSTCTRL_OFFSET			0x0010
> @@ -146,4 +150,5 @@
>   #define AM43XX_CM_PER_HDQ1W_CLKCTRL_OFFSET		0x04a0
>   #define AM43XX_CM_PER_VPFE0_CLKCTRL_OFFSET		0x0068
>   #define AM43XX_CM_PER_VPFE1_CLKCTRL_OFFSET		0x0070
> +#define AM43XX_PRM_IO_PMCTRL_OFFSET			0x0024
>   #endif
>

--
To unsubscribe from this list: send the line "unsubscribe linux-omap" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html

Patch
diff mbox

diff --git a/arch/arm/mach-omap2/prcm43xx.h b/arch/arm/mach-omap2/prcm43xx.h
index d026199..ec1ac5c 100644
--- a/arch/arm/mach-omap2/prcm43xx.h
+++ b/arch/arm/mach-omap2/prcm43xx.h
@@ -25,6 +25,10 @@ 
 #define AM43XX_PRM_WKUP_INST				0x2000
 #define AM43XX_PRM_DEVICE_INST				0x4000
 
+/* PRM_IRQ offsets */
+#define AM43XX_PRM_IRQSTATUS_MPU_OFFSET			0x0004
+#define AM43XX_PRM_IRQENABLE_MPU_OFFSET			0x0008
+
 /* RM RSTCTRL offsets */
 #define AM43XX_RM_PER_RSTCTRL_OFFSET			0x0010
 #define AM43XX_RM_GFX_RSTCTRL_OFFSET			0x0010
@@ -146,4 +150,5 @@ 
 #define AM43XX_CM_PER_HDQ1W_CLKCTRL_OFFSET		0x04a0
 #define AM43XX_CM_PER_VPFE0_CLKCTRL_OFFSET		0x0068
 #define AM43XX_CM_PER_VPFE1_CLKCTRL_OFFSET		0x0070
+#define AM43XX_PRM_IO_PMCTRL_OFFSET			0x0024
 #endif