[6.1.y-cip,00/44] Add initial support for the Renesas RZ/G3S SoC

Message ID	20240419113842.3675543-1-claudiu.beznea.uj@bp.renesas.com (mailing list archive)
Headers	show Return-Path: <claudiu.beznea@tuxon.dev> ip: 209.85.208.170, mailfrom: claudiu.beznea@tuxon.dev) From: Claudiu <claudiu.beznea@tuxon.dev> To: nobuhiro1.iwamatsu@toshiba.co.jp, pavel@denx.de Cc: cip-dev@lists.cip-project.org, biju.das.jz@bp.renesas.com, prabhakar.mahadev-lad.rj@bp.renesas.com Subject: [PATCH 6.1.y-cip 00/44] Add initial support for the Renesas RZ/G3S SoC Date: Fri, 19 Apr 2024 14:37:58 +0300 Message-Id: <20240419113842.3675543-1-claudiu.beznea.uj@bp.renesas.com> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit
Series	Add initial support for the Renesas RZ/G3S SoC \| expand [6.1.y-cip,00/44] Add initial support for the Renesas RZ/G3S SoC [6.1.y-cip,01/44] dt-bindings: soc: renesas: renesas,rzg2l-sysc: Document RZ/G3S SoC [6.1.y-cip,02/44] dt-bindings: soc: renesas: Document Renesas RZ/G3S SoC variants [6.1.y-cip,03/44] clk: renesas: rzg2l: Don't assume all CPG_MOD clocks support PM [6.1.y-cip,04/44] clk: renesas: rzg2l: Convert to readl_poll_timeout_atomic() [6.1.y-cip,05/44] clk: renesas: rzg2l: Use u32 for flag and mux_flags [6.1.y-cip,06/44] clk: renesas: rzg2l: Simplify .determine_rate() [6.1.y-cip,07/44] clk: renesas: rzg2l: Use core->name for clock name [6.1.y-cip,08/44] clk: renesas: rzg2l: Simplify the logic in rzg2l_mod_clock_endisable() [6.1.y-cip,09/44] clk: renesas: rzg2l: Remove critical area [6.1.y-cip,10/44] clk: renesas: rzg2l: Add support for RZ/G3S PLL [6.1.y-cip,11/44] clk: renesas: rzg2l: Add struct clk_hw_data [6.1.y-cip,12/44] clk: renesas: rzg2l: Remove CPG_SDHI_DSEL from generic header [6.1.y-cip,13/44] clk: renesas: rzg2l: Refactor SD mux driver [6.1.y-cip,14/44] clk: renesas: rzg2l: Add divider clock for RZ/G3S [6.1.y-cip,15/44] dt-bindings: clock: renesas,rzg2l-cpg: Document RZ/G3S SoC [6.1.y-cip,16/44] clk: renesas: Add minimal boot support for RZ/G3S SoC [6.1.y-cip,17/44] clk: renesas: r9a08g045: Add clock and reset support for SDHI1 and SDHI2 [6.1.y-cip,18/44] clk: renesas: r9a07g04[34]: Use SEL_SDHI1_STS status configuration for SD1 mux [6.1.y-cip,19/44] soc: renesas: Use "#ifdef" for single-symbol definition checks [6.1.y-cip,20/44] soc: renesas: Identify RZ/G3S SoC [6.1.y-cip,21/44] pinctrl: renesas: rzg2l: Make struct rzg2l_pinctrl_data::dedicated_pins constant [6.1.y-cip,22/44] pinctrl: renesas: rzg2l: Rename rzg2l_gpio_configs[] [6.1.y-cip,23/44] pinctrl: renesas: rzg2l: Add validation of GPIO pin in rzg2l_gpio_request() [6.1.y-cip,24/44] pinctrl: renesas: rzg2l: Index all registers based on port offset [6.1.y-cip,25/44] pinctrl: renesas: rzg2l: Adapt for different SD/PWPR register offsets [6.1.y-cip,26/44] pinctrl: renesas: rzg2l: Adapt function number for RZ/G3S [6.1.y-cip,27/44] pinctrl: renesas: rzg2l: Move DS and OI to SoC-specific configuration [6.1.y-cip,28/44] pinctrl: renesas: rzg2l: Add support for different DS values on different groups [6.1.y-cip,29/44] dt-bindings: pinctrl: renesas: Document RZ/G3S SoC [6.1.y-cip,30/44] pinctrl: renesas: rzg2l: Add RZ/G3S support [6.1.y-cip,31/44] dt-bindings: mmc: renesas,sdhi: Document RZ/G3S support [6.1.y-cip,32/44] dt-bindings: serial: renesas,scif: document r9a08g045 support [6.1.y-cip,33/44] dt-bindings: soc: renesas: Document RZ/G3S SMARC SoM [6.1.y-cip,34/44] dt-bindings: soc: renesas: Document SMARC Carrier-II EVK [6.1.y-cip,35/44] arm64: dts: renesas: Add initial DTSI for RZ/G3S SoC [6.1.y-cip,36/44] arm64: dts: renesas: Add initial support for RZ/G3S SMARC SoM [6.1.y-cip,37/44] arm64: dts: renesas: Add initial device tree for RZ SMARC Carrier-II Board [6.1.y-cip,38/44] arm64: dts: renesas: Add initial device tree for RZ/G3S SMARC EVK board [6.1.y-cip,39/44] arm64: dts: renesas: r9a08g045: Add nodes for SDHI1 and SDHI2 [6.1.y-cip,40/44] arm64: dts: renesas: r9a08g045: Add missing cache-level for L3 cache [6.1.y-cip,41/44] arm64: dts: renesas: rzg3s-smarc-som: Spelling s/device-type/device_type/ [6.1.y-cip,42/44] arm64: dts: renesas: rzg3s-smarc-som: Enable SDHI2 [6.1.y-cip,43/44] arm64: dts: renesas: rzg3s-smarc: Enable SDHI1 [6.1.y-cip,44/44] arm64: defconfig: Enable RZ/G3S (R9A08G045) SoC

Message ID

20240419113842.3675543-1-claudiu.beznea.uj@bp.renesas.com (mailing list archive)

Headers

From: Claudiu <claudiu.beznea@tuxon.dev>
To: nobuhiro1.iwamatsu@toshiba.co.jp,
	pavel@denx.de
Cc: cip-dev@lists.cip-project.org,
	biju.das.jz@bp.renesas.com,
	prabhakar.mahadev-lad.rj@bp.renesas.com
Subject: [PATCH 6.1.y-cip 00/44] Add initial support for the Renesas RZ/G3S
 SoC
Date: Fri, 19 Apr 2024 14:37:58 +0300
Message-Id: <20240419113842.3675543-1-claudiu.beznea.uj@bp.renesas.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

Series

Add initial support for the Renesas RZ/G3S SoC | expand

Message

Claudiu April 19, 2024, 11:37 a.m. UTC

From: Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com>

Hi,

This patch series adds initial support for The Renesas RZ/G3S (R9A08G045{S33})
SoC. The RZ/G3S device is a general-purpose microprocessor with a
single-core Arm® Cortex®-A55 (1.1GHz) and a dual-core Arm® Cortex®-M33 (250MHz),
perfect for an IOT gateway controller.

This patch series includes:
- SoC identification;
- clocks (core clocks, pin controller clock, serial interface, SDHI
  clocks) and corresponding resets;
- pinctrl support necessary for SDHIs and serial console
- minimal device tree for SoM and carrier boards.

With this series Linux can boot from eMMC or SD card. The eMMC and uSD
interface are multiplexed on the SoM; selection is made using a hardware
switch.

Thank you,
Claudiu Beznea

Christophe JAILLET (1):
  clk: renesas: rzg2l: Simplify .determine_rate()

Claudiu Beznea (38):
  dt-bindings: soc: renesas: renesas,rzg2l-sysc: Document RZ/G3S SoC
  dt-bindings: soc: renesas: Document Renesas RZ/G3S SoC variants
  clk: renesas: rzg2l: Use u32 for flag and mux_flags
  clk: renesas: rzg2l: Use core->name for clock name
  clk: renesas: rzg2l: Simplify the logic in rzg2l_mod_clock_endisable()
  clk: renesas: rzg2l: Remove critical area
  clk: renesas: rzg2l: Add support for RZ/G3S PLL
  clk: renesas: rzg2l: Add struct clk_hw_data
  clk: renesas: rzg2l: Remove CPG_SDHI_DSEL from generic header
  clk: renesas: rzg2l: Refactor SD mux driver
  clk: renesas: rzg2l: Add divider clock for RZ/G3S
  dt-bindings: clock: renesas,rzg2l-cpg: Document RZ/G3S SoC
  clk: renesas: Add minimal boot support for RZ/G3S SoC
  clk: renesas: r9a08g045: Add clock and reset support for SDHI1 and
    SDHI2
  clk: renesas: r9a07g04[34]: Use SEL_SDHI1_STS status configuration for
    SD1 mux
  soc: renesas: Identify RZ/G3S SoC
  pinctrl: renesas: rzg2l: Make struct
    rzg2l_pinctrl_data::dedicated_pins constant
  pinctrl: renesas: rzg2l: Index all registers based on port offset
  pinctrl: renesas: rzg2l: Adapt for different SD/PWPR register offsets
  pinctrl: renesas: rzg2l: Adapt function number for RZ/G3S
  pinctrl: renesas: rzg2l: Move DS and OI to SoC-specific configuration
  pinctrl: renesas: rzg2l: Add support for different DS values on
    different groups
  dt-bindings: pinctrl: renesas: Document RZ/G3S SoC
  pinctrl: renesas: rzg2l: Add RZ/G3S support
  dt-bindings: mmc: renesas,sdhi: Document RZ/G3S support
  dt-bindings: serial: renesas,scif: document r9a08g045 support
  dt-bindings: soc: renesas: Document RZ/G3S SMARC SoM
  dt-bindings: soc: renesas: Document SMARC Carrier-II EVK
  arm64: dts: renesas: Add initial DTSI for RZ/G3S SoC
  arm64: dts: renesas: Add initial support for RZ/G3S SMARC SoM
  arm64: dts: renesas: Add initial device tree for RZ SMARC Carrier-II
    Board
  arm64: dts: renesas: Add initial device tree for RZ/G3S SMARC EVK
    board
  arm64: dts: renesas: r9a08g045: Add nodes for SDHI1 and SDHI2
  arm64: dts: renesas: r9a08g045: Add missing cache-level for L3 cache
  arm64: dts: renesas: rzg3s-smarc-som: Spelling
    s/device-type/device_type/
  arm64: dts: renesas: rzg3s-smarc-som: Enable SDHI2
  arm64: dts: renesas: rzg3s-smarc: Enable SDHI1
  arm64: defconfig: Enable RZ/G3S (R9A08G045) SoC

Geert Uytterhoeven (3):
  clk: renesas: rzg2l: Convert to readl_poll_timeout_atomic()
  soc: renesas: Use "#ifdef" for single-symbol definition checks
  pinctrl: renesas: rzg2l: Rename rzg2l_gpio_configs[]

Lad Prabhakar (2):
  clk: renesas: rzg2l: Don't assume all CPG_MOD clocks support PM
  pinctrl: renesas: rzg2l: Add validation of GPIO pin in
    rzg2l_gpio_request()

 .../devicetree/bindings/arm/renesas.yaml      |  19 +
 .../bindings/clock/renesas,rzg2l-cpg.yaml     |   1 +
 .../devicetree/bindings/mmc/renesas,sdhi.yaml |   2 +
 .../pinctrl/renesas,rzg2l-pinctrl.yaml        |  20 +
 .../bindings/serial/renesas,scif.yaml         |   1 +
 .../soc/renesas/renesas,rzg2l-sysc.yaml       |   1 +
 arch/arm64/boot/dts/renesas/Makefile          |   2 +
 arch/arm64/boot/dts/renesas/r9a08g045.dtsi    | 170 +++++
 .../boot/dts/renesas/r9a08g045s33-smarc.dts   |  18 +
 arch/arm64/boot/dts/renesas/r9a08g045s33.dtsi |  14 +
 .../boot/dts/renesas/rzg3s-smarc-som.dtsi     | 191 +++++
 arch/arm64/boot/dts/renesas/rzg3s-smarc.dtsi  |  93 +++
 arch/arm64/configs/defconfig                  |   1 +
 drivers/clk/renesas/Kconfig                   |   7 +-
 drivers/clk/renesas/Makefile                  |   1 +
 drivers/clk/renesas/r9a07g043-cpg.c           |  19 +-
 drivers/clk/renesas/r9a07g044-cpg.c           |  19 +-
 drivers/clk/renesas/r9a08g045-cpg.c           | 248 ++++++
 drivers/clk/renesas/rzg2l-cpg.c               | 498 +++++++++---
 drivers/clk/renesas/rzg2l-cpg.h               |  43 +-
 drivers/pinctrl/renesas/pinctrl-rzg2l.c       | 714 ++++++++++++++----
 drivers/soc/renesas/Kconfig                   |   6 +
 drivers/soc/renesas/renesas-soc.c             |  21 +-
 include/dt-bindings/clock/r9a08g045-cpg.h     | 242 ++++++
 24 files changed, 2082 insertions(+), 269 deletions(-)
 create mode 100644 arch/arm64/boot/dts/renesas/r9a08g045.dtsi
 create mode 100644 arch/arm64/boot/dts/renesas/r9a08g045s33-smarc.dts
 create mode 100644 arch/arm64/boot/dts/renesas/r9a08g045s33.dtsi
 create mode 100644 arch/arm64/boot/dts/renesas/rzg3s-smarc-som.dtsi
 create mode 100644 arch/arm64/boot/dts/renesas/rzg3s-smarc.dtsi
 create mode 100644 drivers/clk/renesas/r9a08g045-cpg.c
 create mode 100644 include/dt-bindings/clock/r9a08g045-cpg.h

Comments

Pavel Machek April 21, 2024, 2:13 p.m. UTC | #1

Hi!

> This patch series adds initial support for The Renesas RZ/G3S (R9A08G045{S33})
> SoC. The RZ/G3S device is a general-purpose microprocessor with a
> single-core Arm® Cortex®-A55 (1.1GHz) and a dual-core Arm® Cortex®-M33 (250MHz),
> perfect for an IOT gateway controller.
> 
> This patch series includes:
> - SoC identification;
> - clocks (core clocks, pin controller clock, serial interface, SDHI
>   clocks) and corresponding resets;
> - pinctrl support necessary for SDHIs and serial console
> - minimal device tree for SoM and carrier boards.
> 
> With this series Linux can boot from eMMC or SD card. The eMMC and uSD
> interface are multiplexed on the SoM; selection is made using a hardware
> switch.

This looks okay to me and it passed testing. (I have some minor
comments that should not prevent merge.) I can merge it if there are
no other comments.

Best regards,
								Pavel

Pavel Machek April 22, 2024, 8:37 p.m. UTC | #2

Hi!

> This patch series adds initial support for The Renesas RZ/G3S (R9A08G045{S33})
> SoC. The RZ/G3S device is a general-purpose microprocessor with a
> single-core Arm® Cortex®-A55 (1.1GHz) and a dual-core Arm® Cortex®-M33 (250MHz),
> perfect for an IOT gateway controller.
> 
> This patch series includes:
> - SoC identification;
> - clocks (core clocks, pin controller clock, serial interface, SDHI
>   clocks) and corresponding resets;
> - pinctrl support necessary for SDHIs and serial console
> - minimal device tree for SoM and carrier boards.
> 
> With this series Linux can boot from eMMC or SD card. The eMMC and uSD
> interface are multiplexed on the SoM; selection is made using a hardware
> switch.

Thanks for the patches, applied.

Best regards,
								Pavel