@@ -7,6 +7,7 @@
#include <linux/acpi.h>
#include <linux/pci.h>
#include "cxl.h"
+#include "mem.h"
static struct acpi_table_header *acpi_cedt;
@@ -223,21 +224,6 @@ static int match_add_root_ports(struct pci_dev *pdev, void *data)
return 0;
}
-static struct cxl_dport *find_dport_by_dev(struct cxl_port *port, struct device *dev)
-{
- struct cxl_dport *dport;
-
- device_lock(&port->dev);
- list_for_each_entry(dport, &port->dports, list)
- if (dport->dport == dev) {
- device_unlock(&port->dev);
- return dport;
- }
-
- device_unlock(&port->dev);
- return NULL;
-}
-
static struct acpi_device *to_cxl_host_bridge(struct device *dev)
{
struct acpi_device *adev = to_acpi_device(dev);
@@ -403,9 +389,14 @@ static int cxl_acpi_probe(struct platform_device *pdev)
if (rc)
goto out;
- if (IS_ENABLED(CONFIG_CXL_PMEM))
+ if (IS_ENABLED(CONFIG_CXL_PMEM)) {
rc = device_for_each_child(&root_port->dev, root_port,
add_root_nvdimm_bridge);
+ if (rc)
+ goto out;
+ }
+
+ rc = bus_rescan_devices(&cxl_bus_type);
out:
acpi_put_table(acpi_cedt);
@@ -329,6 +329,12 @@ static const struct device_type cxl_port_type = {
.groups = cxl_port_attribute_groups,
};
+bool is_cxl_port(struct device *dev)
+{
+ return dev->type == &cxl_port_type;
+}
+EXPORT_SYMBOL_GPL(is_cxl_port);
+
struct cxl_port *to_cxl_port(struct device *dev)
{
if (dev_WARN_ONCE(dev, dev->type != &cxl_port_type,
@@ -336,6 +342,7 @@ struct cxl_port *to_cxl_port(struct device *dev)
return NULL;
return container_of(dev, struct cxl_port, dev);
}
+EXPORT_SYMBOL_GPL(to_cxl_port);
static void unregister_port(void *_port)
{
@@ -494,6 +501,22 @@ static int add_dport(struct cxl_port *port, struct cxl_dport *new)
return dup ? -EEXIST : 0;
}
+struct cxl_dport *find_dport_by_dev(struct cxl_port *port, const struct device *dev)
+{
+ struct cxl_dport *dport;
+
+ device_lock(&port->dev);
+ list_for_each_entry(dport, &port->dports, list)
+ if (dport->dport == dev) {
+ device_unlock(&port->dev);
+ return dport;
+ }
+
+ device_unlock(&port->dev);
+ return NULL;
+}
+EXPORT_SYMBOL_GPL(find_dport_by_dev);
+
/**
* cxl_add_dport - append downstream port data to a cxl_port
* @port: the cxl_port that references this dport
@@ -222,3 +222,9 @@ bool is_cxl_memdev(struct device *dev)
{
return dev->type == &cxl_memdev_type;
}
+
+bool is_cxl_mem_capable(struct cxl_memdev *cxlmd)
+{
+ return !!cxlmd->dev.driver;
+}
+EXPORT_SYMBOL_GPL(is_cxl_mem_capable);
@@ -284,8 +284,10 @@ struct cxl_port *devm_cxl_add_port(struct device *host, struct device *uport,
resource_size_t component_reg_phys,
struct cxl_port *parent_port);
+bool is_cxl_port(struct device *dev);
int cxl_add_dport(struct cxl_port *port, struct device *dport, int port_id,
resource_size_t component_reg_phys);
+struct cxl_dport *find_dport_by_dev(struct cxl_port *port, const struct device *dev);
struct cxl_decoder *to_cxl_decoder(struct device *dev);
bool is_root_decoder(struct device *dev);
@@ -2,6 +2,7 @@
/* Copyright(c) 2021 Intel Corporation. All rights reserved. */
#include <linux/device.h>
#include <linux/module.h>
+#include <linux/pci.h>
#include "mem.h"
/**
@@ -13,9 +14,33 @@
* mechanisms.
*/
+static int port_match(struct device *dev, const void *data)
+{
+ struct cxl_port *port;
+
+ if (!is_cxl_port(dev))
+ return 0;
+
+ port = to_cxl_port(dev);
+
+ if (find_dport_by_dev(port, data))
+ return 1;
+
+ return 0;
+}
+
static int cxl_memdev_probe(struct device *dev)
{
- return -EOPNOTSUPP;
+ struct cxl_memdev *cxlmd = to_cxl_memdev(dev);
+ struct cxl_mem *cxlm = cxlmd->cxlm;
+ struct device *pdev_parent = cxlm->pdev->dev.parent;
+ struct device *port_dev;
+
+ port_dev = bus_find_device(&cxl_bus_type, NULL, pdev_parent, port_match);
+ if (!port_dev)
+ return -ENODEV;
+
+ return 0;
}
static void cxl_memdev_remove(struct device *dev)
@@ -93,11 +93,7 @@ struct cxl_mem {
struct range ram_range;
};
-static inline bool is_cxl_mem_capable(struct cxl_memdev *cxlmd)
-{
- return false;
-}
-
+bool is_cxl_mem_capable(struct cxl_memdev *cxlmd);
bool is_cxl_memdev(struct device *dev);
#endif /* __CXL_MEM_H__ */
If the "upstream" port of the endpoint is an enumerated downstream CXL port the memdev driver can bind. This is useful for region configuration/creation because it provides a way for the region code to determine if the memdev is actually CXL capable. Signed-off-by: Ben Widawsky <ben.widawsky@intel.com> --- drivers/cxl/acpi.c | 23 +++++++---------------- drivers/cxl/core/bus.c | 23 +++++++++++++++++++++++ drivers/cxl/core/memdev.c | 6 ++++++ drivers/cxl/cxl.h | 2 ++ drivers/cxl/mem.c | 27 ++++++++++++++++++++++++++- drivers/cxl/mem.h | 6 +----- 6 files changed, 65 insertions(+), 22 deletions(-)