mbox series

[v6,0/6] Add DSC support to DSI video panel

Message ID 20240530-msm-drm-dsc-dsi-video-upstream-4-v6-0-2ab1d334c657@linaro.org (mailing list archive)
Headers show
Series Add DSC support to DSI video panel | expand

Message

Jun Nie May 30, 2024, 5:56 a.m. UTC
This is follow up update to Jonathan's patch set.

Changes vs V5:
- Add hardware version check for compression bit change in cfg2 register

Changes vs V4:
- Polish width calculation with helper function
- Split cfg2 compression bit into another patch

Changes vs V3:
- Rebase to latest msm-next-lumag branch.
- Drop the slice_per_pkt change as it does impact basic DSC feature.
- Remove change in generated dsi header
- update DSC compressed width calculation with bpp and bpc
- split wide bus impact on width into another patch
- rename patch tile of VIDEO_COMPRESSION_MODE_CTRL_WC change
- Polish warning usage
- Add tags from reviewers

Changes vs V2:
- Drop the INTF_CFG2_DATA_HCTL_EN change as it is handled in
latest mainline code.
- Drop the bonded DSI patch as I do not have device to test it.
- Address comments from version 2.

Signed-off-by: Jun Nie <jun.nie@linaro.org>
---
Changes in v6:
- Link to v5: https://lore.kernel.org/r/20240527-msm-drm-dsc-dsi-video-upstream-4-v5-0-f797ffba4682@linaro.org

Changes in v5:
- Link to v4: https://lore.kernel.org/r/20240524-msm-drm-dsc-dsi-video-upstream-4-v4-0-e61c05b403df@linaro.org

---
Jonathan Marek (4):
      drm/msm/dpu: fix video mode DSC for DSI
      drm/msm/dsi: set video mode widebus enable bit when widebus is enabled
      drm/msm/dsi: set VIDEO_COMPRESSION_MODE_CTRL_WC
      drm/msm/dsi: add a comment to explain pkt_per_line encoding

Jun Nie (2):
      drm/msm/dpu: adjust data width for widen bus case
      drm/msm/dpu: enable compression bit in cfg2 for DSC

 drivers/gpu/drm/msm/disp/dpu1/dpu_encoder.c         |  2 +-
 drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys.h    |  8 ++++++++
 .../gpu/drm/msm/disp/dpu1/dpu_encoder_phys_vid.c    | 21 ++++++++++++++++++++-
 drivers/gpu/drm/msm/disp/dpu1/dpu_hw_intf.c         | 17 ++++++++++++++++-
 drivers/gpu/drm/msm/disp/dpu1/dpu_hw_intf.h         |  3 ++-
 drivers/gpu/drm/msm/dsi/dsi_host.c                  | 10 +++++++++-
 6 files changed, 56 insertions(+), 5 deletions(-)
---
base-commit: e6428bcb611f6c164856a41fc5a1ae8471a9b5a9
change-id: 20240524-msm-drm-dsc-dsi-video-upstream-4-22e2266fbe89

Best regards,

Comments

Dmitry Baryshkov June 23, 2024, 7:14 a.m. UTC | #1
On Thu, 30 May 2024 13:56:44 +0800, Jun Nie wrote:
> This is follow up update to Jonathan's patch set.
> 
> Changes vs V5:
> - Add hardware version check for compression bit change in cfg2 register
> 
> Changes vs V4:
> - Polish width calculation with helper function
> - Split cfg2 compression bit into another patch
> 
> [...]

Applied, thanks!

[1/6] drm/msm/dpu: fix video mode DSC for DSI
      https://gitlab.freedesktop.org/lumag/msm/-/commit/f9ce482d7dc0
[2/6] drm/msm/dpu: adjust data width for widen bus case
      https://gitlab.freedesktop.org/lumag/msm/-/commit/17236bc0ee0a
[3/6] drm/msm/dpu: enable compression bit in cfg2 for DSC
      https://gitlab.freedesktop.org/lumag/msm/-/commit/063557239c26
[4/6] drm/msm/dsi: set video mode widebus enable bit when widebus is enabled
      https://gitlab.freedesktop.org/lumag/msm/-/commit/007870b8eaf5
[5/6] drm/msm/dsi: set VIDEO_COMPRESSION_MODE_CTRL_WC
      https://gitlab.freedesktop.org/lumag/msm/-/commit/9ecd0ddd223b
[6/6] drm/msm/dsi: add a comment to explain pkt_per_line encoding
      https://gitlab.freedesktop.org/lumag/msm/-/commit/294b38100595

Best regards,