From patchwork Thu Dec 6 21:26:12 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Andrey Grodzovsky X-Patchwork-Id: 10716791 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id 883DF1759 for ; Thu, 6 Dec 2018 21:26:31 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 796062D68C for ; Thu, 6 Dec 2018 21:26:31 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id 6B7AD2DA84; Thu, 6 Dec 2018 21:26:31 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-5.2 required=2.0 tests=BAD_ENC_HEADER,BAYES_00, MAILING_LIST_MULTI,RCVD_IN_DNSWL_MED autolearn=ham version=3.3.1 Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher DHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.wl.linuxfoundation.org (Postfix) with ESMTPS id 5438A2D68C for ; Thu, 6 Dec 2018 21:26:30 +0000 (UTC) Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id 9A0206E66A; Thu, 6 Dec 2018 21:26:27 +0000 (UTC) X-Original-To: dri-devel@lists.freedesktop.org Delivered-To: dri-devel@lists.freedesktop.org Received: from NAM01-BN3-obe.outbound.protection.outlook.com (mail-eopbgr740077.outbound.protection.outlook.com [40.107.74.77]) by gabe.freedesktop.org (Postfix) with ESMTPS id 2E2BD6E66A; Thu, 6 Dec 2018 21:26:26 +0000 (UTC) Received: from DM5PR12CA0021.namprd12.prod.outlook.com (2603:10b6:4:1::31) by DM2PR12MB0064.namprd12.prod.outlook.com (2a01:111:e400:3c10::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.1382.22; Thu, 6 Dec 2018 21:26:23 +0000 Received: from BY2NAM03FT035.eop-NAM03.prod.protection.outlook.com (2a01:111:f400:7e4a::202) by DM5PR12CA0021.outlook.office365.com (2603:10b6:4:1::31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.1404.21 via Frontend Transport; Thu, 6 Dec 2018 21:26:23 +0000 Received-SPF: None (protection.outlook.com: amd.com does not designate permitted sender hosts) Received: from SATLEXCHOV02.amd.com (165.204.84.17) by BY2NAM03FT035.mail.protection.outlook.com (10.152.84.223) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.1404.17 via Frontend Transport; Thu, 6 Dec 2018 21:26:23 +0000 Received: from agrodzovsky-All-Series.amd.com (10.34.1.3) by SATLEXCHOV02.amd.com (10.181.40.72) with Microsoft SMTP Server id 14.3.389.1; Thu, 6 Dec 2018 15:26:21 -0600 From: Andrey Grodzovsky To: , , , , Subject: [PATCH v2 1/2] drm/sched: Refactor ring mirror list handling. Date: Thu, 6 Dec 2018 16:26:12 -0500 Message-ID: <1544131573-4799-1-git-send-email-andrey.grodzovsky@amd.com> X-Mailer: git-send-email 2.7.4 MIME-Version: 1.0 X-EOPAttributedMessage: 0 X-MS-Office365-Filtering-HT: Tenant X-Forefront-Antispam-Report: CIP:165.204.84.17; IPV:NLI; CTRY:US; EFV:NLI; SFV:NSPM; SFS:(10009020)(396003)(136003)(376002)(39860400002)(346002)(2980300002)(428003)(199004)(189003)(44832011)(110136005)(72206003)(478600001)(2201001)(97736004)(5660300001)(54906003)(316002)(81156014)(2906002)(86362001)(8676002)(14444005)(16586007)(50466002)(68736007)(81166006)(53936002)(305945005)(105586002)(48376002)(356004)(6666004)(4744004)(36756003)(106466001)(8936002)(50226002)(77096007)(336012)(4326008)(126002)(476003)(2616005)(426003)(53416004)(26005)(486006)(104016004)(47776003)(39060400002)(51416003)(7696005)(186003)(2101003); DIR:OUT; SFP:1101; SCL:1; SRVR:DM2PR12MB0064; H:SATLEXCHOV02.amd.com; FPR:; SPF:None; LANG:en; PTR:InfoDomainNonexistent; A:1; MX:1; X-Microsoft-Exchange-Diagnostics: 1; BY2NAM03FT035; 1:dWpbHkXpdIem+jttYQH1fuElvsyns11cKgobwsCnE0BXAxyflO+WWpsuizMR1rSDUB0YzOQRm+dIdJ1Gp7ZX93h4L8hXmdguhVa20C6j64yHSk2bSjGAF4Bup4GNdn4e X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 2f238250-ea4c-4ce8-77e1-08d65bc178d0 X-Microsoft-Antispam: BCL:0; PCL:0; RULEID:(2390098)(7020095)(4652040)(8989299)(5600074)(711020)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(2017052603328)(7153060); SRVR:DM2PR12MB0064; X-Microsoft-Exchange-Diagnostics: 1; DM2PR12MB0064; 3:ZV0rUqry+bSu9kRkywbkA6i4en1ItXyCR5seqxviBtkJFzkdq2sT4VBtDNna2XfwcutXeb9cMfQS9G8pRZU64Llov+SIQKqRbl9NvAU76psrPl4pDdLOaviJc27lwDkGuNYvuFo9ob4niOkkkAYk8N3layjxmXAVw1J3WQLVjJGxZKq61xkSkc6ViFYHDS//donWgirO1gzGb+MzfKfnHik0Aaes+hEnNCCCi5F2sEfqgNqrU3e5x87/ciogpqZGyOAJucOyuUmSt9mBCXbG4zdhkwvm6fX6ltHMo+z75DCVqXiNKCogWOscgILYWOoFuDYpk62OG79yKJmQ0O8tdhhagD3bgH+C/UrzX32m5DE=; 25:fPGNRdRsmRS/VUnTOhcmqW6Hlq3yS+0dNbePxeF2NsHdykgxEhjn+Qof+Pq1Ou5vaYQ8Dxr+mUe782jbhKduXWhXcBJufbXKmYkfELRVD5ery+c4WxQ3xWXPL22ds3ndSmHuiF6H4y7A6F5VYXiAsKvo2GKMjZWMx1DJ5aesiL5TA6jfwRdarY54MyW2CvqN7/wOgiiVCTfAUWWPlBr2UGWso1EUwOt7guUkfEatY2REj5iepAI6q1LcQqg1NfSWf2P3hNFByFmLNd/JLOptjw5L/Cwstj1NaapBeXySg35P2GJn+XmrtXe+WSh7LxcNTh9IKawlkmpgtQlvGBtx1g== X-MS-TrafficTypeDiagnostic: DM2PR12MB0064: X-Microsoft-Exchange-Diagnostics: 1; DM2PR12MB0064; 31:eotSmeq7yfF8yoJPAUZRFUO1+KjuN5wdqBmeC0XcNBry5y6wPUCblzFo4HRsmrk65suhA+PkQz0BoA8HOC1xjB1ktEeEst+ODr8Ryl54ZYyGxqlQXu1lh5HDdKC/cC5gLHhQ9jzQ+hf/Z9piJyHPrd8xSmDQFTACssD9bot2w26cR3E1WfcOYuXbZgL2jjfG0RUs2RauMpqJhV4gaf2cAJkL0oM9HH98r12tRSjEozE=; 20:mFQNmZnL6fXNK2Tbl4v+uoZCSCypgvws5eHZNmMxmFOzsl7JF0g1pNHD9YvesMfdMoRS07Q5qaQ5SlqGRGFSSytrR+RoIXP65gtMkXW7bG7405U/WOU3rPtzm0y8vClxkTq/vGkVobyJ1b4qk7CE53LD8YeAPd4HBGfzonvgRusptWHCgUq48wkasz5ykFdJwZ78bbl6qMTwRXFd6/Q6UWP605fNKx1zxnN+/RCDv2KLsPqXB4vNXZyB5rogZ3yC+ox0uzHQzGT/PGy1jhfh+URSWYY2KsaTdE+pdGjSKBEGLoRqLNgXnI25Yo6nzwqyTY5bMDN/Ojy7+hRXYvVxZTmfdbnUq8lvf1zFJfO7v95LEPK7Ex1ecH+7aCnxg/jf2GsZNoOtusE/zdEyBt0wxlSdteLHuLHalxCN4pzZ/tlgbM42T8hd2BRr35rS3XpAv7GoBXGJ2AZragP2g1/gTD+8ovs0RKv8rvhGrWGR5nWcKGZVemu1j+GZODWTDvSq X-Microsoft-Antispam-PRVS: X-MS-Exchange-SenderADCheck: 1 X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(8211001083)(6040522)(2401047)(5005006)(8121501046)(93006095)(93003095)(3231455)(999002)(944501520)(52105112)(3002001)(10201501046)(6055026)(148016)(149066)(150057)(6041310)(20161123564045)(20161123560045)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(20161123562045)(20161123558120)(201708071742011)(7699051)(76991095); SRVR:DM2PR12MB0064; BCL:0; PCL:0; RULEID:; SRVR:DM2PR12MB0064; X-Microsoft-Exchange-Diagnostics: 1; DM2PR12MB0064; 4:MNhd3d3iUrnMhTGJEjtZrP1TgZse081yWapmX5cA5buMz0XF+YByED1BnDLuU1e5AYTxxonXNgs9i/6bZZ7SXc/KpgUhbhTL6mz3+/5It5Jg+GwyYIJ6uDW0x8alpl2Lecn9Ot0yhD799sEFBQINraMioNjh6SUq9UlUfEDr4MKD8FaJbsfkIUjt9hZwddmRohxZVel70uBlULz/qism0SS2XZ/D/m3C6CgoUxkPr3kuluGFr2IQ12oIFPTff2w5lRZkA7v0Dc3j8LrgBUU/qA== X-Forefront-PRVS: 087894CD3C X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; DM2PR12MB0064; 23:iNZCcKJwQgAuYwl+/VwO8x8qki6fZdWVg9o+eCDEn?= GWaMekTF5cA7y/1dCCRvs/l2hd2S69DoP53uKY8Kf7so5xrLfa89pjKF7y9ojZN4cI/8UEfVQetEbA4V9GlB0HfPuQPqr8aSOhw9RAM/3v0iDktIuMmmez93qJwPI01Qqpc8wnaFEZw+FAfS7eP5RfTqpAJkj2cZZ/IxzLuPn4QtW2iPH/OgR5OrnBPMYhl1p+mvcAqapZcvq/QFeCOUR0SY2SmsAaJY265jvw9A0aQjhxMTZHanmElB1SvLVJvuq0GSrSTsCwAW40Yjhmnuhhnw7C1JA3gHfQZjyv1A7hwfN6gPhG3MfWkEwUTy97Xb1JBU3+t+3bJRxndiIf3ZmvPkSwZsGV4Z1vj7pxy9ps/Iu4h0z9wMTf347igA8yKloiPWMFcCzPxoDaRMvpUcvpBTj0Dbpg+zaMmCQ1M0TNa23/DNkJwtXts7yOSKhpbcPY2mYxdNXeHj3xbXyCW4eRpWJGO6+Ae04pC2CXO0cH0z87+o9veY9eZWARBKw9zMNZdlk6bPMnvoFHnV9grMrdBBajmN0aD/Kzh/u0H+v/Hatk5GMFimSf/Eh6j8tdO2XTtoF3syWFY66tK97t28t/XqElvXbyYdD3GZf+RQ0assqTePSbrwEgvrS0kB5ux3ZD6g/LChp+Pq8eUavFW2UUUyIbf+tHk8z0ZncWYk3vhCXMtSAaSEm/33vRd/WGNky1WxJzx1wSXCzlEYJwFYWxH6YaOcy/EeQ52zXjhQs8C8hemha2co0XVKYz63roZmdyv6As61boJYDiF36oWPRm/eGA4paHmOKKIkyaUnq9Sj1bUjkq3NWl+LqaREugYsi1Ea83TDQVl+Dfw+86ffAlixzEkgD2KfZLt4Q1GrUsDkWBSlRHZMVhFNMWb2eIaKi6TuLEkCxR3j5e/wzwNaJc10qrMkNNNj1xJCWZSrFaf4j5KmUMUrbuhWUouamBa4BLc6dKS7csJSQJtmyBsRguTnVIxrxVn0I/0ynxZNuZynXxltErrvkScb7yqEVDTOsnB0DmPZrE1MK7yWwkgXhLfKE+Up2taSYVh8ktmcvXavxaesFqJNEtUf/M2h98zoal0h4lkv42kvOrr1dec924kpkGeXXeuQT+vrL+WkdeI5Erk2pv/jCi7S6nEzeasNNN6v8+F2Q8mU9aQdEEx0Vyb/8XpcX5JbpfoghFlCscNrg== X-Microsoft-Antispam-Message-Info: KcdcHXbC14FBylhy8qF7Urp6bWC2eMN1gZTPo9FsP8dBZU4D7H2gW1swXJlOl4PxWMHFX1SVf7foLs9F/qJX8xhv0BnJm5R/BlKBIJD+ZXqhGQbihyXg8Gq5dzTnACR+KVGdAqLCnLFT+gtPSNTbQ8HT1r9BPiAXGKopqylsqQpdC2OWnauFBFlfomAaxcdbvEUcMcA+BbT2URK5N7YKmJCgAqEPwrx0Ap+M+ggyjoCuJUxFmizhu41MyEJ8MxTq6gRkNdcB2+tmJIeIcBEuZtUbsEQXzs2kr28AmjcQmkbiBJ/8g7EmaDm1jESyHiLDMNgn+B70IkANDzXOROtYfu/6OWEKKTokiQub2J3FHF4= X-Microsoft-Exchange-Diagnostics: 1; DM2PR12MB0064; 6:rwQ5KRLRdAVnzU5I9nU7TClaoZBD7heeCbmq+kKRdHDq4q1g3/tnBLRCPOfTLRJU5AWQ+Xhpvj/vLsP1hXxwRhre95EMou6YTxp3hbKzv+pPCR9oNBVu/5yOs5Ausp8XY6L0E2jQZAqsQzhxC8bvrLpEwWxaykLmRopp1brmFdPoplme6fxlfen71ZDi6q0LW571DcbiyjxnxbYE328gcRsxSDbUlRj3Klu+sE65q0yLh7yaRCGJiN6O43tv8alEbT5/EamVsEYOcSzTpM1j2Z7/hhKtOYrDlOCYSagJ6O63ckBok9d21SNZKLaAQ2bfWTGO+6Hqqd67f1XkuJPgEzoxM4o0X7KGbpG9Ta7pj9xjGECmzQ+VF87T2xdE5jliZGxzJmQEY62hJsk6SjIigexF3oVsnbfwEz3kI2pXv6Gp4XfL2WD/pOSQCKfG6Jf/3zSK7XGmhI1FTbI/UGkVpQ==; 5:M812gwLCw7AEQld9U/A4x5qVAU/7yQNJTS0anUlVvUKtxmSc4S6DMWmQCNCGAktfKpXhIB+qeosvJoe3COa28zKP9PwJMf8eOeJJcWKcYbTcz2HgHbOusBtDwOPnoZq3AI0w1AqRBjbh4GOTvRSMl+vJsNGdMfG43UaPiAzcHsE=; 7:bLT/b65JsDI16TUuwnJy6xu4x0U/iYvZ1mMahA9SZGZc3YG4YWO+xbrK0/DrerKaC+KMPpgGhHwEom9Uq3VMgAnFLcWFw4gYfdxRhZnT0BS8RzVqznyeJTn5kKHnNZUgCsG/IGz03cmUDXgVRQXF0Q== SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-Microsoft-Exchange-Diagnostics: 1; DM2PR12MB0064; 20:Qq6ro+nwJTnTuiRmI1H2kTYcBZK/H4BeMLh/UPY3bl0NKENqlb42yu9tKl1wJSulZ6yX3ynIRdJOc9QyjR+Feb3i3epEvKY1jr4whrT5YS2IU1VF7/S0dxhwnJUrABK0qy47zczfsy/IrAGvYhMRUDKmNnm7qfVqnwDER7ZYKEIkSqeFYm2r4y2xPDqdB35WSVA2Lzoh+Fiooc47BJ92pYNQZQxUSWPH96wxsrER765QNOZFW2HjtVjWDv+mqv3B X-OriginatorOrg: amd.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 06 Dec 2018 21:26:23.1372 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 2f238250-ea4c-4ce8-77e1-08d65bc178d0 X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=3dd8961f-e488-4e60-8e11-a82d994e183d; Ip=[165.204.84.17]; Helo=[SATLEXCHOV02.amd.com] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM2PR12MB0064 X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Monk.Liu@amd.com Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" X-Virus-Scanned: ClamAV using ClamSMTP Decauple sched threads stop and start and ring mirror list handling from the policy of what to do about the guilty jobs. When stoppping the sched thread and detaching sched fences from non signaled HW fenes wait for all signaled HW fences to complete before rerunning the jobs. v2: Fix resubmission of guilty job into HW after refactoring. Suggested-by: Christian Koenig Signed-off-by: Andrey Grodzovsky --- drivers/gpu/drm/amd/amdgpu/amdgpu_device.c | 17 +++-- drivers/gpu/drm/etnaviv/etnaviv_sched.c | 8 +-- drivers/gpu/drm/scheduler/sched_main.c | 110 ++++++++++++++++++----------- drivers/gpu/drm/v3d/v3d_sched.c | 11 +-- include/drm/gpu_scheduler.h | 10 ++- 5 files changed, 95 insertions(+), 61 deletions(-) diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_device.c b/drivers/gpu/drm/amd/amdgpu/amdgpu_device.c index ef36cc5..42111d5 100644 --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_device.c +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_device.c @@ -3292,17 +3292,16 @@ static int amdgpu_device_pre_asic_reset(struct amdgpu_device *adev, /* block all schedulers and reset given job's ring */ for (i = 0; i < AMDGPU_MAX_RINGS; ++i) { struct amdgpu_ring *ring = adev->rings[i]; + bool park_only = job && job->base.sched != &ring->sched; if (!ring || !ring->sched.thread) continue; - kthread_park(ring->sched.thread); + drm_sched_stop(&ring->sched, job ? &job->base : NULL, park_only); - if (job && job->base.sched != &ring->sched) + if (park_only) continue; - drm_sched_hw_job_reset(&ring->sched, job ? &job->base : NULL); - /* after all hw jobs are reset, hw fence is meaningless, so force_completion */ amdgpu_fence_driver_force_completion(ring); } @@ -3445,6 +3444,7 @@ static void amdgpu_device_post_asic_reset(struct amdgpu_device *adev, struct amdgpu_job *job) { int i; + bool unpark_only; for (i = 0; i < AMDGPU_MAX_RINGS; ++i) { struct amdgpu_ring *ring = adev->rings[i]; @@ -3456,10 +3456,13 @@ static void amdgpu_device_post_asic_reset(struct amdgpu_device *adev, * or all rings (in the case @job is NULL) * after above amdgpu_reset accomplished */ - if ((!job || job->base.sched == &ring->sched) && !adev->asic_reset_res) - drm_sched_job_recovery(&ring->sched); + unpark_only = (job && job->base.sched != &ring->sched) || + adev->asic_reset_res; + + if (!unpark_only) + drm_sched_resubmit_jobs(&ring->sched); - kthread_unpark(ring->sched.thread); + drm_sched_start(&ring->sched, unpark_only); } if (!amdgpu_device_has_dc_support(adev)) { diff --git a/drivers/gpu/drm/etnaviv/etnaviv_sched.c b/drivers/gpu/drm/etnaviv/etnaviv_sched.c index 49a6763..fab3b51 100644 --- a/drivers/gpu/drm/etnaviv/etnaviv_sched.c +++ b/drivers/gpu/drm/etnaviv/etnaviv_sched.c @@ -109,16 +109,16 @@ static void etnaviv_sched_timedout_job(struct drm_sched_job *sched_job) } /* block scheduler */ - kthread_park(gpu->sched.thread); - drm_sched_hw_job_reset(&gpu->sched, sched_job); + drm_sched_stop(&gpu->sched, sched_job, false); /* get the GPU back into the init state */ etnaviv_core_dump(gpu); etnaviv_gpu_recover_hang(gpu); + drm_sched_resubmit_jobs(&gpu->sched); + /* restart scheduler after GPU is usable again */ - drm_sched_job_recovery(&gpu->sched); - kthread_unpark(gpu->sched.thread); + drm_sched_start(&gpu->sched); } static void etnaviv_sched_free_job(struct drm_sched_job *sched_job) diff --git a/drivers/gpu/drm/scheduler/sched_main.c b/drivers/gpu/drm/scheduler/sched_main.c index dbb6906..cdf95e2 100644 --- a/drivers/gpu/drm/scheduler/sched_main.c +++ b/drivers/gpu/drm/scheduler/sched_main.c @@ -60,8 +60,6 @@ static void drm_sched_process_job(struct dma_fence *f, struct dma_fence_cb *cb); -static void drm_sched_expel_job_unlocked(struct drm_sched_job *s_job); - /** * drm_sched_rq_init - initialize a given run queue struct * @@ -342,13 +340,21 @@ static void drm_sched_job_timedout(struct work_struct *work) * @bad: bad scheduler job * */ -void drm_sched_hw_job_reset(struct drm_gpu_scheduler *sched, struct drm_sched_job *bad) +void drm_sched_stop(struct drm_gpu_scheduler *sched, struct drm_sched_job *bad, + bool park_only) { struct drm_sched_job *s_job; struct drm_sched_entity *entity, *tmp; unsigned long flags; + struct list_head wait_list; int i; + kthread_park(sched->thread); + if (park_only) + return; + + INIT_LIST_HEAD(&wait_list); + spin_lock_irqsave(&sched->job_list_lock, flags); list_for_each_entry_reverse(s_job, &sched->ring_mirror_list, node) { if (s_job->s_fence->parent && @@ -358,9 +364,24 @@ void drm_sched_hw_job_reset(struct drm_gpu_scheduler *sched, struct drm_sched_jo s_job->s_fence->parent = NULL; atomic_dec(&sched->hw_rq_count); } + else { + /* TODO Is it get/put neccessey here ? */ + dma_fence_get(&s_job->s_fence->finished); + list_add(&s_job->finish_node, &wait_list); + } } spin_unlock_irqrestore(&sched->job_list_lock, flags); + /* + * Verify all the signaled jobs in mirror list are removed from the ring + * We rely on the fact that any finish_work in progress will wait for this + * handler to complete before releasing all of the jobs we iterate. + */ + list_for_each_entry(s_job, &wait_list, finish_node) { + dma_fence_wait(&s_job->s_fence->finished, false); + dma_fence_put(&s_job->s_fence->finished); + } + if (bad && bad->s_priority != DRM_SCHED_PRIORITY_KERNEL) { atomic_inc(&bad->karma); /* don't increase @bad's karma if it's from KERNEL RQ, @@ -385,7 +406,7 @@ void drm_sched_hw_job_reset(struct drm_gpu_scheduler *sched, struct drm_sched_jo } } } -EXPORT_SYMBOL(drm_sched_hw_job_reset); +EXPORT_SYMBOL(drm_sched_stop); /** * drm_sched_job_recovery - recover jobs after a reset @@ -393,33 +414,21 @@ EXPORT_SYMBOL(drm_sched_hw_job_reset); * @sched: scheduler instance * */ -void drm_sched_job_recovery(struct drm_gpu_scheduler *sched) +void drm_sched_start(struct drm_gpu_scheduler *sched, bool unpark_only) { struct drm_sched_job *s_job, *tmp; - bool found_guilty = false; unsigned long flags; int r; - spin_lock_irqsave(&sched->job_list_lock, flags); + if (unpark_only) + goto unpark; + + spin_lock_irqsave(&sched->job_list_lock, flags); list_for_each_entry_safe(s_job, tmp, &sched->ring_mirror_list, node) { struct drm_sched_fence *s_fence = s_job->s_fence; - struct dma_fence *fence; - uint64_t guilty_context; - - if (!found_guilty && atomic_read(&s_job->karma) > sched->hang_limit) { - found_guilty = true; - guilty_context = s_job->s_fence->scheduled.context; - } - - if (found_guilty && s_job->s_fence->scheduled.context == guilty_context) - dma_fence_set_error(&s_fence->finished, -ECANCELED); - - spin_unlock_irqrestore(&sched->job_list_lock, flags); - fence = sched->ops->run_job(s_job); - atomic_inc(&sched->hw_rq_count); + struct dma_fence *fence = s_job->s_fence->parent; if (fence) { - s_fence->parent = dma_fence_get(fence); r = dma_fence_add_callback(fence, &s_fence->cb, drm_sched_process_job); if (r == -ENOENT) @@ -427,18 +436,47 @@ void drm_sched_job_recovery(struct drm_gpu_scheduler *sched) else if (r) DRM_ERROR("fence add callback failed (%d)\n", r); - dma_fence_put(fence); - } else { - if (s_fence->finished.error < 0) - drm_sched_expel_job_unlocked(s_job); + } else drm_sched_process_job(NULL, &s_fence->cb); - } - spin_lock_irqsave(&sched->job_list_lock, flags); } + drm_sched_start_timeout(sched); spin_unlock_irqrestore(&sched->job_list_lock, flags); + +unpark: + kthread_unpark(sched->thread); } -EXPORT_SYMBOL(drm_sched_job_recovery); +EXPORT_SYMBOL(drm_sched_start); + +/** + * drm_sched_resubmit_jobs - helper to relunch job from mirror ring list + * + * @sched: scheduler instance + * + */ +void drm_sched_resubmit_jobs(struct drm_gpu_scheduler *sched) +{ + struct drm_sched_job *s_job, *tmp; + uint64_t guilty_context; + bool found_guilty = false; + + /*TODO DO we need spinlock here ? */ + list_for_each_entry_safe(s_job, tmp, &sched->ring_mirror_list, node) { + struct drm_sched_fence *s_fence = s_job->s_fence; + + if (!found_guilty && atomic_read(&s_job->karma) > sched->hang_limit) { + found_guilty = true; + guilty_context = s_job->s_fence->scheduled.context; + } + + if (found_guilty && s_job->s_fence->scheduled.context == guilty_context) + dma_fence_set_error(&s_fence->finished, -ECANCELED); + + s_job->s_fence->parent = sched->ops->run_job(s_job); + atomic_inc(&sched->hw_rq_count); + } +} +EXPORT_SYMBOL(drm_sched_resubmit_jobs); /** * drm_sched_job_init - init a scheduler job @@ -634,26 +672,14 @@ static int drm_sched_main(void *param) DRM_ERROR("fence add callback failed (%d)\n", r); dma_fence_put(fence); - } else { - if (s_fence->finished.error < 0) - drm_sched_expel_job_unlocked(sched_job); + } else drm_sched_process_job(NULL, &s_fence->cb); - } wake_up(&sched->job_scheduled); } return 0; } -static void drm_sched_expel_job_unlocked(struct drm_sched_job *s_job) -{ - struct drm_gpu_scheduler *sched = s_job->sched; - - spin_lock(&sched->job_list_lock); - list_del_init(&s_job->node); - spin_unlock(&sched->job_list_lock); -} - /** * drm_sched_init - Init a gpu scheduler instance * diff --git a/drivers/gpu/drm/v3d/v3d_sched.c b/drivers/gpu/drm/v3d/v3d_sched.c index 445b2ef..f99346a 100644 --- a/drivers/gpu/drm/v3d/v3d_sched.c +++ b/drivers/gpu/drm/v3d/v3d_sched.c @@ -178,18 +178,19 @@ v3d_job_timedout(struct drm_sched_job *sched_job) for (q = 0; q < V3D_MAX_QUEUES; q++) { struct drm_gpu_scheduler *sched = &v3d->queue[q].sched; - kthread_park(sched->thread); - drm_sched_hw_job_reset(sched, (sched_job->sched == sched ? - sched_job : NULL)); + drm_sched_stop(sched, (sched_job->sched == sched ? + sched_job : NULL), false); } /* get the GPU back into the init state */ v3d_reset(v3d); + for (q = 0; q < V3D_MAX_QUEUES; q++) + drm_sched_resubmit_jobs(sched_job->sched); + /* Unblock schedulers and restart their jobs. */ for (q = 0; q < V3D_MAX_QUEUES; q++) { - drm_sched_job_recovery(&v3d->queue[q].sched); - kthread_unpark(v3d->queue[q].sched.thread); + drm_sched_start(&v3d->queue[q].sched, false); } mutex_unlock(&v3d->reset_lock); diff --git a/include/drm/gpu_scheduler.h b/include/drm/gpu_scheduler.h index 47e1979..c94b592 100644 --- a/include/drm/gpu_scheduler.h +++ b/include/drm/gpu_scheduler.h @@ -175,6 +175,7 @@ struct drm_sched_fence *to_drm_sched_fence(struct dma_fence *f); * finished to remove the job from the * @drm_gpu_scheduler.ring_mirror_list. * @node: used to append this struct to the @drm_gpu_scheduler.ring_mirror_list. + * @finish_node: used in a list to wait on before resetting the scheduler * @id: a unique id assigned to each job scheduled on the scheduler. * @karma: increment on every hang caused by this job. If this exceeds the hang * limit of the scheduler then the job is marked guilty and will not @@ -193,6 +194,7 @@ struct drm_sched_job { struct dma_fence_cb finish_cb; struct work_struct finish_work; struct list_head node; + struct list_head finish_node; uint64_t id; atomic_t karma; enum drm_sched_priority s_priority; @@ -298,9 +300,11 @@ int drm_sched_job_init(struct drm_sched_job *job, void *owner); void drm_sched_job_cleanup(struct drm_sched_job *job); void drm_sched_wakeup(struct drm_gpu_scheduler *sched); -void drm_sched_hw_job_reset(struct drm_gpu_scheduler *sched, - struct drm_sched_job *job); -void drm_sched_job_recovery(struct drm_gpu_scheduler *sched); +void drm_sched_stop(struct drm_gpu_scheduler *sched, + struct drm_sched_job *job, + bool park_only); +void drm_sched_start(struct drm_gpu_scheduler *sched, bool unpark_only); +void drm_sched_resubmit_jobs(struct drm_gpu_scheduler *sched); bool drm_sched_dependency_optimized(struct dma_fence* fence, struct drm_sched_entity *entity); void drm_sched_fault(struct drm_gpu_scheduler *sched);