From patchwork Fri Feb 28 04:14:09 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 13995654 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 4FC80C19776 for ; Fri, 28 Feb 2025 04:14:26 +0000 (UTC) Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id AD5D510EBF3; Fri, 28 Feb 2025 04:14:25 +0000 (UTC) Authentication-Results: gabe.freedesktop.org; dkim=pass (2048-bit key; unprotected) header.d=linaro.org header.i=@linaro.org header.b="TRAkXEvy"; dkim-atps=neutral Received: from mail-lf1-f48.google.com (mail-lf1-f48.google.com [209.85.167.48]) by gabe.freedesktop.org (Postfix) with ESMTPS id 4078510EBF4 for ; Fri, 28 Feb 2025 04:14:24 +0000 (UTC) Received: by mail-lf1-f48.google.com with SMTP id 2adb3069b0e04-54298ec925bso2555040e87.3 for ; Thu, 27 Feb 2025 20:14:24 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1740716062; x=1741320862; darn=lists.freedesktop.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=X3V4xBbQpvjplr+11vPrizjbtJxjqV5/lKZ5s7afZXk=; b=TRAkXEvyasjfI4n6f326PPqCIO5HobaOWB/zxRS0TDrrZjcWDmqFvN3i+lPZHSxh8s OoN21JZWv5FQWf5Jjw79Bl6IZwkFpws1hPK5t/2dDNOXELq7lZKbJdyuy8kUIXPJ3vsY qIMlXTxCMvpIf90ZG1G7Uw8UW3pIrKFQFFjiXsgTe2ldUzLGTYND6UKt84x54ezXhwvI VnjqPQP9HG5tEEMaYLRXkZBjUudDoG5piF92bjb+9P6vW3wtyGUiadwt0OgywHcaZNar 5NKPcM9MCRSh6paSiSspQUq6sSVN+20Vi7cZsS+kEnXjYZpKHS8yASGVJqyCnOn0OewI FigA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1740716062; x=1741320862; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=X3V4xBbQpvjplr+11vPrizjbtJxjqV5/lKZ5s7afZXk=; b=fZwmQts3/jLQ1Fqa5/IrTalWHuHx88KctFcb/7/7lEGuv3OcE5JsDE/AsjuYuxxwUQ a9todoNjiLcEJ+2EPT2NjUQYbv5QchmoGRcxeAZoe12LWhjMyqcQuninjL/jpie6b0UA jt1pLHl+i051fYtpdoDFaMVBLDLtnjczeli+oyFnm4d3RpwkBJLfxgmw7SXt4TU/tuPy mVGl58psHGMUyf7JkgjAuPHt/843U/4gIm9S1coHeGsL5XTXrINmX00hxe6P8npSlcii 4d1voNv8ydhEK0//wboEoWDj108XnssP1km4ZM1gz1QPclFkH5mR7CViM+I/KJGX7Oxa 6kFQ== X-Forwarded-Encrypted: i=1; AJvYcCUNCCXYQrau86ctJmjTI+61bqijZ5nbst2RyIjU4SilJG5cDYGQEyOOX57nGN87ENHqFyw9oZzZJOA=@lists.freedesktop.org X-Gm-Message-State: AOJu0Yw5dncV+eDmciQBUzdDhypUeKIxfkiA+YrTzjmBmUVit7/7KJip SJXfSM3wagL4Vg3zOil3YeKdGIJx8Zc0q6ADyNCYyTa8x9A6np4W0szkwcOLjD8= X-Gm-Gg: ASbGncth8aJMjqYf5yyudfHO8wNqHZa1YJZJOqgnJ/08qUyNYnRMTfi0jcazy5AQClU Zl1I80iZBEi2W5x3MOZNcEKvxoIB34JSz6/VxU/VPcRC1BhtI/ZAXHKJMJIA7svtWBYYnuT7wgt B1lPsJcssaVhH8qZV4j+wQxwpQBxGLB5SkJ0yLCdGdf1YCowb2IYzCTUlh+VOMspNJ/iCTIuvgi YF3gmgyONRCgFIvi7bu+5wgw+2hfe/nsgfx5wlaYnTEN5G56PsN0AC23vNz99XTkS/aRRU2zpDt kfZV8WAn/wSe3Xdf0huK5WvEgt6FBBLRXg== X-Google-Smtp-Source: AGHT+IEmKR7512b7rPCxOxH6Leo8TXNyRwalCUNGBUQoHUipqV75M6jxF5LcurElBJTLK8KR7bcGCQ== X-Received: by 2002:a05:6512:3a90:b0:549:4416:df02 with SMTP id 2adb3069b0e04-5494c332da2mr711075e87.41.1740716062588; Thu, 27 Feb 2025 20:14:22 -0800 (PST) Received: from umbar.lan ([192.130.178.90]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-549441262b9sm361101e87.0.2025.02.27.20.14.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 27 Feb 2025 20:14:21 -0800 (PST) From: Dmitry Baryshkov Date: Fri, 28 Feb 2025 06:14:09 +0200 Subject: [PATCH v2 5/8] drm/msm/dpu: don't select single flush for active CTL blocks MIME-Version: 1.0 Message-Id: <20250228-dpu-active-ctl-v2-5-9a9df2ee5193@linaro.org> References: <20250228-dpu-active-ctl-v2-0-9a9df2ee5193@linaro.org> In-Reply-To: <20250228-dpu-active-ctl-v2-0-9a9df2ee5193@linaro.org> To: Rob Clark , Abhinav Kumar , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=1072; i=dmitry.baryshkov@linaro.org; h=from:subject:message-id; bh=Mj6W/g1cQTXrPDSCV2G/UAnCYQZDcnBUJoxZDb1VnZ4=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBnwTgP4KRcHBqD2Y7auegS7rtZ5I4melMFiEZdK 0WuqCAAgLOJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCZ8E4DwAKCRCLPIo+Aiko 1XA7B/4lyHDEWi+MrQa5obFMN7alj9kvr0s/v5T0MSenczs9W5rOlcwWgZwtTlYOZ0DwtObtB8P 1X2H6gJTY2PPKPmSET/iTt/PH/cf4ey3p1+ho8iogaBa9aykS5QeNavZpoRvwhTYv0BbdB2IinW IBtEFNuQFymgDrk7J5xvTIRfu7ncagUaFRgx/abgr2CDHIYmqI6tx4gmx+bIGmIliknpmSVh3lE TCqBeu4QnT5pa1V0XSZYs0uBErCBw1ukukGyaffORJx51BxxAqyO7G8K934LDptaVpm43kF8wZq lMZRTp6stKw5JrcxfjzZrZmv9aCoJ7AQw7s4Udj2IYgbVShB X-Developer-Key: i=dmitry.baryshkov@linaro.org; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" In case of ACTIVE CTLs, a single CTL is being used for flushing all INTF blocks. Don't skip programming the CTL on those targets. Signed-off-by: Dmitry Baryshkov --- drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_vid.c | 3 ++- 1 file changed, 2 insertions(+), 1 deletion(-) diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_vid.c b/drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_vid.c index 232055473ba55998b79dd2e8c752c129bbffbff4..8a618841e3ea89acfe4a42d48319a6c54a1b3495 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_vid.c +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_vid.c @@ -374,7 +374,8 @@ static void dpu_encoder_phys_vid_underrun_irq(void *arg) static bool dpu_encoder_phys_vid_needs_single_flush( struct dpu_encoder_phys *phys_enc) { - return phys_enc->split_role != ENC_ROLE_SOLO; + return !(phys_enc->hw_ctl->caps->features & BIT(DPU_CTL_ACTIVE_CFG)) && + phys_enc->split_role != ENC_ROLE_SOLO; } static void dpu_encoder_phys_vid_atomic_mode_set(