From patchwork Tue May 28 19:39:17 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Frank Li X-Patchwork-Id: 13677261 Received: from EUR05-DB8-obe.outbound.protection.outlook.com (mail-db8eur05on2061.outbound.protection.outlook.com [40.107.20.61]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D764C178390 for ; Tue, 28 May 2024 19:39:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.20.61 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716925193; cv=fail; b=Sz2V0X4axkfKqK6tf0zSPaP1x0F+Xms5XTVN6jeVWQKkGXLKPCc4XxORp4YbDZy4NwQVr0bsfN0Dh862YW0qVPAYezbawe4/Putytt1aw0VkJHc/odhQNnzS1JgigBOZUl3Ps1KdiaGnVCWgCMwftR2lE2Npzdfbx5nb64PVJJg= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716925193; c=relaxed/simple; bh=uVycvYKF9FbcM4J26/0fGgPxT4dBZOyMSszVrgcFckw=; h=From:Date:Subject:Content-Type:Message-Id:References:In-Reply-To: To:Cc:MIME-Version; b=nejHpDOiymFTBS0s1RMOJslZz9Tb+WjHdJtENv1q0t9pKmF/pzyLmgqdP07ZTemZu64jo8s4qYGPop8RN1oXQLWj+PfJ7lKefEdu5nHeARztAlfCnrOhPSWWzDO73b8pGcDoAJbYAa8uuINMx1jZr/4UiFj3kpU86QVEOt1WXY0= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com; spf=pass smtp.mailfrom=nxp.com; dkim=pass (1024-bit key) header.d=nxp.com header.i=@nxp.com header.b=ahh8OiZh; arc=fail smtp.client-ip=40.107.20.61 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=nxp.com header.i=@nxp.com header.b="ahh8OiZh" ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=ndYyou8g64WWso8Tblsjr6c9zumSXkatzyKLm9N/eN3fmMS1S+/2LmDA5GJyn2Dg7IUm1qrnPr8Ix6DybL2qfRD+hq9+elzv31aDVUfeBn0cgMGgWjBc5IBN1COVoas90Cb2Y4T3bmia45zo2lwGXoZyxwjBB4TGjJSHYOT8AaZ8CsngotzEuieRXTUCRcecm+JP+Ac1k7UQeo4Hqs9tIGM3IQZ0D3el3QHDFmtmR5j52d+V9HjuwlN4OOLuyyqkR2DMoEUfhO3vAiHWGvniAKG/eCKvfwyVBkTcq+QT59AhpZTA71bOtEAwSWzVzaOnO//T9mxgqnfG9d7Kyq4GcQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=6XrA0LI3S6lI8lMmP9q8jfBHI3r86VK5vf/jA3slmco=; b=OjecnZ7CsEXQXhohfe0qGzTUsjeFMJ+rPDEVtBxH2HEFAIoeASstL9mjE+lTnCZkm0x0C9YsLiXNd35NcuW67wIcogkmrxlJeejKTN7wLmsgBJQjPTjVYQYBcEemayEOKj8+7s1q1fNFiLCqmCd7LeV82LDEInJ8w0KXfx33D4lsAZ+GvMzBtBbVKwAUrCB/fH6dsP7S2IQ1zbwJFdmHk12T4RuMuwGuIwlw9EkQCNRc+XkxhbR6sJp0+sfkmm/iejiIRZ3vVK2GRumMovx3WEbLYy1M9wXy5UPzfwb9AFIrTe01PkW65YeJA+HI5waNrnOlsMneojd4coPOL94YQQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=6XrA0LI3S6lI8lMmP9q8jfBHI3r86VK5vf/jA3slmco=; b=ahh8OiZhVMGZ5m6qxf9ylrcjP/Sh9hQdgK6/Ji7FXAxIivO1hbV+dC6ibmck15LMwpmV6d7K9nPcLEvZa7RXL80X62s3IHRF8MPOftFW+VwZNUWkIh/8j9L+pZz8CvG2XP9zgqVzMzFB4EIlimaYYG+4hio0YSyOf6JSSfqhOBQ= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from PAXPR04MB9642.eurprd04.prod.outlook.com (2603:10a6:102:240::14) by DU2PR04MB8663.eurprd04.prod.outlook.com (2603:10a6:10:2de::24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7611.30; Tue, 28 May 2024 19:39:50 +0000 Received: from PAXPR04MB9642.eurprd04.prod.outlook.com ([fe80::9126:a61e:341d:4b06]) by PAXPR04MB9642.eurprd04.prod.outlook.com ([fe80::9126:a61e:341d:4b06%2]) with mapi id 15.20.7611.016; Tue, 28 May 2024 19:39:50 +0000 From: Frank Li Date: Tue, 28 May 2024 15:39:17 -0400 Subject: [PATCH v5 04/12] PCI: imx6: Introduce SoC specific callbacks for controlling REFCLK Message-Id: <20240528-pci2_upstream-v5-4-750aa7edb8e2@nxp.com> References: <20240528-pci2_upstream-v5-0-750aa7edb8e2@nxp.com> In-Reply-To: <20240528-pci2_upstream-v5-0-750aa7edb8e2@nxp.com> To: Richard Zhu , Lucas Stach , Lorenzo Pieralisi , =?utf-8?q?Krzysztof_Wilczy?= =?utf-8?q?=C5=84ski?= , Rob Herring , Bjorn Helgaas , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , NXP Linux Team , Philipp Zabel , Liam Girdwood , Mark Brown , Manivannan Sadhasivam , Krzysztof Kozlowski , Conor Dooley Cc: linux-pci@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, bpf@vger.kernel.org, devicetree@vger.kernel.org, Frank Li X-Mailer: b4 0.13-dev-e586c X-Developer-Signature: v=1; a=ed25519-sha256; t=1716925161; l=8294; i=Frank.Li@nxp.com; s=20240130; h=from:subject:message-id; bh=uVycvYKF9FbcM4J26/0fGgPxT4dBZOyMSszVrgcFckw=; b=odTATAD5k6ayQYWiquc9kJXRRrmKbdI9TBGzu42GKzFryO68gM+vr9AoC7HuluSNT4Ha+m6/N V3zfajsk1mqAkCrx0U7SFb15GfvLf6ZC6F87WRMDjYjPwsxS5Psp2F8 X-Developer-Key: i=Frank.Li@nxp.com; a=ed25519; pk=I0L1sDUfPxpAkRvPKy7MdauTuSENRq+DnA+G4qcS94Q= X-ClientProxiedBy: BYAPR05CA0021.namprd05.prod.outlook.com (2603:10b6:a03:c0::34) To PAXPR04MB9642.eurprd04.prod.outlook.com (2603:10a6:102:240::14) Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: PAXPR04MB9642:EE_|DU2PR04MB8663:EE_ X-MS-Office365-Filtering-Correlation-Id: 91ab0a38-338d-4297-0205-08dc7f4df04c X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230031|7416005|376005|52116005|366007|1800799015|921011|38350700005; X-Microsoft-Antispam-Message-Info: =?utf-8?q?26alSJq9aOzbWTk84sK4aUNJcQ3ZZ1S?= =?utf-8?q?7wtcudfhDVrApJtXLmh20rhPxLiXsLJ0Fg1gKmAStAC5CNvIePh6n2oj3wxLMZ412?= =?utf-8?q?AZ10VdUNNY/HYguAuQwIoxbyB25Sks2JqWjUaE6zmJVQmzuMDta1VK7FeIBUPsStL?= =?utf-8?q?l3QF+iWToL1WazTyBUa42cAib13u6J6seLn+I7l51fU7jXL2HyaAIw3R+8lwEg+cd?= =?utf-8?q?AWPOxdRksGi7frRzlx7+jxcWlTdH01XUydC8t1tvLmrZPE4HAqYPvoJwMVjyo7wfc?= =?utf-8?q?ABT7GEbIfz1/YKEAGrBtUdo3GmT43cLji9EwnHJzaBD/dz5MdHEoogEtp5A/9F/A1?= =?utf-8?q?ATtskcmaB9L1huOZ8aB3uLt2X3XazGiyDceWuLBd+N7BuW8sn6W39blMtmger6E/j?= =?utf-8?q?72jFJ2GFbMAlghd2lxNwEKS0XHEOOW/T4SQ3Ab/0PYXZWF7FQ6LvFhtMsjMSq4e9L?= =?utf-8?q?yyDEiID1ef1iKD2dJQhFzWrzMvONe0Nmo1MgM34Q6h8d0r64weba6/BF2tqxCLKDU?= =?utf-8?q?4HFBI+haSpeju2QI6OycjPo01kOBND37+WuORq91kPATmKdTghLC+jM6vY00sKIkr?= =?utf-8?q?jRKjj/RFRr6lEmX1nPDajS6dMIykPapbnB/iikhB8clfz1eqWID+Cex4qMyKPfM9m?= =?utf-8?q?yvRVEczvsuDn/kOKhE7Hrcp+ojORjbFreshA54nS/2nEHNvrccIvsQyvs5rVH1PVT?= =?utf-8?q?a1jWbnhPKiToaKfjLGUoEIhHctJMoeCOi2v/EL48Wsa9yjN+RGo3Vs+5rFeu67hv1?= =?utf-8?q?q8r2RpXWOgRtqzMUZBKxMquYmt+50vg5modyHAz8qQtC5PrBjqrhR1Xl3EcS/QZLO?= =?utf-8?q?XChuT0lsPo5yr+EZ20VO8JvLKOR9qYAlTZ3sEBzKc/ZO2p8bliF3OAMlEOwWekh81?= =?utf-8?q?rLiVWpTSuZfCyAlPR9uGOZiKVDW3NExXNz2sxcfhg/X3rztw+X5Ck6An5vlnV1if1?= =?utf-8?q?RA94clGcSRaodTAPHt1qrjnAT3YC1RdMB83LQN94Ub2F9tSJdSsjqG8fdaHsouz7/?= =?utf-8?q?zfmpxxCUYPzNIhlaE8Q7jfbHTPaOlerj6fBDfDoI62J9XkF+tLI40wUzpQWdNiqEG?= =?utf-8?q?ceNZYIm+DedyguzbrHZyujQ5gYlEQPV46SxfVOMg9hjgqjdlgyvuy+sy+Bht/tLVZ?= =?utf-8?q?oRWqLstSnBZDpFqnGCjcAFh1QwdisKJHAdPMnx61M2jPvDDaE/lti4qiLaikltdYt?= =?utf-8?q?UaUjXHU2QqQcQE0RrKNFKP/Qyfqc7gAhB/1xumI8cN570bTGCzbTjhop1/oTTAeGc?= =?utf-8?q?GpV9ba9ayJG23Nho7kZ/sc4NjUH1Kvafe7A/+BoFS9RbrKnaBu1Imohk=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR04MB9642.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230031)(7416005)(376005)(52116005)(366007)(1800799015)(921011)(38350700005);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?4/K+rf1VVbBRB8OdR0Zksal+Tams?= =?utf-8?q?vW+p34gCidnVqy5GnwJB2qDWYkjov0/wsQFIkvYuPOP57W8ekxEXHZJ41blKQjrsG?= =?utf-8?q?xNzMmSqWkuqgAuPf/fLVm1PrtYXGw92jLn81L+bOCzCfJzWSR8xGw7nEvCZJurVTt?= =?utf-8?q?K8ATwMyirxSBVjhns+HcFIDFGXPmrunfzvRXGsOMNKx7+KbEkysMD/M3Nu7KtHJOr?= =?utf-8?q?WDB/bNNnWScy7A5I61ts9sEesBuREf7BzSc/7Frjgpr50d8hRqWpxCpXo7dVGJ8sa?= =?utf-8?q?CfFhwGfLofmwv5lmTPu5NafbTbeWWsP0jMONLwwGjvNO4p8lQ2HMTJ4IV3RMafj8G?= =?utf-8?q?k+3uLpLv/QENF884wDdwEG3Pwuaa2r5gMFcCrcM6JatFLRGo2DVcah5F+2erhoSco?= =?utf-8?q?0M9VI0rh8uMHF+IRqgoy93vviNcexvxjiGKkqFr6wGhwYcUyt3igTmlrWzUseSGaS?= =?utf-8?q?FQJmnOzFZ/vHnwg4wVazxr/VW9Yd2ZBL72HhBajGbqqEkbYPD3/3KW0+lMGKzL08Y?= =?utf-8?q?9O6LKDo0YmFoVw+7YicjjFdWMwnX5vxZwU6Wmo5syWzJLcN8DM2jVKEddUEjRYX+V?= =?utf-8?q?zdiTlIucRYWaaZVqvMVnB4mJLAFuFYatzBm03eTfbt22VCVZ+g/0UfBF+K1RZSYpQ?= =?utf-8?q?2w1rLjZdpo10WrF9aOk9VBeiDDPsXimwtsIacnER7HDxCLZ+soMT/LsI9KRi0MirM?= =?utf-8?q?FnDP5E3Y46iuccsViG5mAMIs15bqmHDuneN9b+ijqEYGHpN7ulJTc+t9/X4qBJfvz?= =?utf-8?q?aflxld8Ea7XobfnMi7mG8IPyOSyEKVggqKIxJC3RjD5rmCgiirUivEbwm9B/iggPw?= =?utf-8?q?sffeNj8xjfpHTnTUbvkqefEOHLwGutgDJYrM2VbQhTuLG1LkJvM3XkLuaKTG8kxuQ?= =?utf-8?q?BVoG+tUNBke3GDqEXpHW+45UYM/iB3Ya5JdmCkfRrvSq+KeEH4FrF8AD6brAQzqEL?= =?utf-8?q?4IgFDrQqdbCydrmsSnU0Of2GOvec1xLNjO6hyn5T3dsad+BbPT/MJwq/MSMcJMST1?= =?utf-8?q?XT/OOYXFPL37OcqHQlqGfC+ZNBpA1EBAR4Te7JD0C2W2gmj5Ii7riwgqmyBjBBS5G?= =?utf-8?q?973fSU1yOiBpL+a5wJrs+gjyAYadxkMI7HIx+NKIs/ehBlZjpRziLd6fxFdwYhGvB?= =?utf-8?q?Q35sTtMWn1jXxPBghowXzBg6a+ixZPL/02iy5UUCLaqhc9TDop/l14LvmYs4172p1?= =?utf-8?q?mTcwK4fR+a15lMPpxXYZMI9p0+DC8wTmauwcgd9HDo0xR6wGMkMeYOBs7smVJz1II?= =?utf-8?q?PGWtJ8l+v0jaAQYalYImqiFCfqI2B6oDIOYbf2CMx4o0UOfubBkILH6ZG9/DD3cBt?= =?utf-8?q?XwunBCR0o6ITAgpk0g8qSQrAEfaubGlX1308Vmwma0eYXqFfmddKy3VNNc7tGnutj?= =?utf-8?q?7mRT1k52zyZOlY92EY+OoWi0L4aJG5T2+XRNUh369A+9RWIyKLl2UjBRXqMVXYQFk?= =?utf-8?q?Lynfy9UYFl6pbLVrVvciFcuPytMBxTxtU41YGSilC4bydgg7lJmzt82Q=3D?= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 91ab0a38-338d-4297-0205-08dc7f4df04c X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 28 May 2024 19:39:50.1324 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: SR2E9rS3ribPZDaPgshXe59FD++uolZOzXOOMtqWo+0AGEIZn81LkVntSxU4EvCCbe6PLfnPHNBPWz5+Hid+SQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU2PR04MB8663 Instead of using the switch case statement to enable/disable the reference clock handled by this driver itself, let's introduce a new callback set_ref_clk() and define it for platforms that require it. This simplifies the code. Signed-off-by: Frank Li --- drivers/pci/controller/dwc/pci-imx6.c | 112 ++++++++++++++++------------------ 1 file changed, 52 insertions(+), 60 deletions(-) diff --git a/drivers/pci/controller/dwc/pci-imx6.c b/drivers/pci/controller/dwc/pci-imx6.c index 72e973312d203..c5d490afa981e 100644 --- a/drivers/pci/controller/dwc/pci-imx6.c +++ b/drivers/pci/controller/dwc/pci-imx6.c @@ -102,6 +102,7 @@ struct imx_pcie_drvdata { const u32 mode_mask[IMX_PCIE_MAX_INSTANCES]; const struct pci_epc_features *epc_features; int (*init_phy)(struct imx_pcie *pcie); + int (*set_ref_clk)(struct imx_pcie *pcie, bool enable); }; struct imx_pcie { @@ -583,21 +584,19 @@ static int imx_pcie_attach_pd(struct device *dev) return 0; } -static int imx_pcie_enable_ref_clk(struct imx_pcie *imx_pcie) +static int imx6sx_pcie_set_ref_clk(struct imx_pcie *imx_pcie, bool enable) { - unsigned int offset; - int ret = 0; + regmap_update_bits(imx_pcie->iomuxc_gpr, IOMUXC_GPR12, IMX6SX_GPR12_PCIE_TEST_POWERDOWN, + enable ? 0 : IMX6SX_GPR12_PCIE_TEST_POWERDOWN); - switch (imx_pcie->drvdata->variant) { - case IMX6SX: - regmap_update_bits(imx_pcie->iomuxc_gpr, IOMUXC_GPR12, - IMX6SX_GPR12_PCIE_TEST_POWERDOWN, 0); - break; - case IMX6QP: - case IMX6Q: + return 0; +} + +static int imx6q_pcie_set_ref_clk(struct imx_pcie *imx_pcie, bool enable) +{ + if (enable) { /* power up core phy and enable ref clock */ - regmap_update_bits(imx_pcie->iomuxc_gpr, IOMUXC_GPR1, - IMX6Q_GPR1_PCIE_TEST_PD, 0 << 18); + regmap_update_bits(imx_pcie->iomuxc_gpr, IOMUXC_GPR1, IMX6Q_GPR1_PCIE_TEST_PD, 0); /* * the async reset input need ref clock to sync internally, * when the ref clock comes after reset, internal synced @@ -606,54 +605,34 @@ static int imx_pcie_enable_ref_clk(struct imx_pcie *imx_pcie) */ usleep_range(10, 100); regmap_update_bits(imx_pcie->iomuxc_gpr, IOMUXC_GPR1, - IMX6Q_GPR1_PCIE_REF_CLK_EN, 1 << 16); - break; - case IMX7D: - case IMX95: - case IMX95_EP: - break; - case IMX8MM: - case IMX8MM_EP: - case IMX8MQ: - case IMX8MQ_EP: - case IMX8MP: - case IMX8MP_EP: - offset = imx_pcie_grp_offset(imx_pcie); - /* - * Set the over ride low and enabled - * make sure that REF_CLK is turned on. - */ - regmap_update_bits(imx_pcie->iomuxc_gpr, offset, - IMX8MQ_GPR_PCIE_CLK_REQ_OVERRIDE, - 0); - regmap_update_bits(imx_pcie->iomuxc_gpr, offset, - IMX8MQ_GPR_PCIE_CLK_REQ_OVERRIDE_EN, - IMX8MQ_GPR_PCIE_CLK_REQ_OVERRIDE_EN); - break; + IMX6Q_GPR1_PCIE_REF_CLK_EN, IMX6Q_GPR1_PCIE_REF_CLK_EN); + } else { + regmap_update_bits(imx_pcie->iomuxc_gpr, IOMUXC_GPR1, + IMX6Q_GPR1_PCIE_REF_CLK_EN, 0); + regmap_update_bits(imx_pcie->iomuxc_gpr, IOMUXC_GPR1, + IMX6Q_GPR1_PCIE_TEST_PD, IMX6Q_GPR1_PCIE_TEST_PD); } - return ret; + return 0; } -static void imx_pcie_disable_ref_clk(struct imx_pcie *imx_pcie) +static int imx8mm_pcie_set_ref_clk(struct imx_pcie *imx_pcie, bool enable) { - switch (imx_pcie->drvdata->variant) { - case IMX6QP: - case IMX6Q: - regmap_update_bits(imx_pcie->iomuxc_gpr, IOMUXC_GPR1, - IMX6Q_GPR1_PCIE_REF_CLK_EN, 0); - regmap_update_bits(imx_pcie->iomuxc_gpr, IOMUXC_GPR1, - IMX6Q_GPR1_PCIE_TEST_PD, - IMX6Q_GPR1_PCIE_TEST_PD); - break; - case IMX7D: - regmap_update_bits(imx_pcie->iomuxc_gpr, IOMUXC_GPR12, - IMX7D_GPR12_PCIE_PHY_REFCLK_SEL, - IMX7D_GPR12_PCIE_PHY_REFCLK_SEL); - break; - default: - break; - } + int offset = imx_pcie_grp_offset(imx_pcie); + + /* Set the over ride low and enabled make sure that REF_CLK is turned on.*/ + regmap_update_bits(imx_pcie->iomuxc_gpr, offset, IMX8MQ_GPR_PCIE_CLK_REQ_OVERRIDE, + enable ? 0 : IMX8MQ_GPR_PCIE_CLK_REQ_OVERRIDE); + regmap_update_bits(imx_pcie->iomuxc_gpr, offset, IMX8MQ_GPR_PCIE_CLK_REQ_OVERRIDE_EN, + enable ? IMX8MQ_GPR_PCIE_CLK_REQ_OVERRIDE_EN : 0); + return 0; +} + +static int imx7d_pcie_set_ref_clk(struct imx_pcie *imx_pcie, bool enable) +{ + regmap_update_bits(imx_pcie->iomuxc_gpr, IOMUXC_GPR12, IMX7D_GPR12_PCIE_PHY_REFCLK_SEL, + enable ? 0 : IMX7D_GPR12_PCIE_PHY_REFCLK_SEL); + return 0; } static int imx_pcie_clk_enable(struct imx_pcie *imx_pcie) @@ -666,10 +645,12 @@ static int imx_pcie_clk_enable(struct imx_pcie *imx_pcie) if (ret) return ret; - ret = imx_pcie_enable_ref_clk(imx_pcie); - if (ret) { - dev_err(dev, "unable to enable pcie ref clock\n"); - goto err_ref_clk; + if (imx_pcie->drvdata->set_ref_clk) { + ret = imx_pcie->drvdata->set_ref_clk(imx_pcie, true); + if (ret) { + dev_err(dev, "Failed to enable PCIe REFCLK\n"); + goto err_ref_clk; + } } /* allow the clocks to stabilize */ @@ -684,7 +665,8 @@ static int imx_pcie_clk_enable(struct imx_pcie *imx_pcie) static void imx_pcie_clk_disable(struct imx_pcie *imx_pcie) { - imx_pcie_disable_ref_clk(imx_pcie); + if (imx_pcie->drvdata->set_ref_clk) + imx_pcie->drvdata->set_ref_clk(imx_pcie, false); clk_bulk_disable_unprepare(imx_pcie->drvdata->clks_cnt, imx_pcie->clks); } @@ -1459,6 +1441,7 @@ static const struct imx_pcie_drvdata drvdata[] = { .mode_off[0] = IOMUXC_GPR12, .mode_mask[0] = IMX6Q_GPR12_DEVICE_TYPE, .init_phy = imx_pcie_init_phy, + .set_ref_clk = imx6q_pcie_set_ref_clk, }, [IMX6SX] = { .variant = IMX6SX, @@ -1473,6 +1456,7 @@ static const struct imx_pcie_drvdata drvdata[] = { .mode_off[0] = IOMUXC_GPR12, .mode_mask[0] = IMX6Q_GPR12_DEVICE_TYPE, .init_phy = imx6sx_pcie_init_phy, + .set_ref_clk = imx6sx_pcie_set_ref_clk, }, [IMX6QP] = { .variant = IMX6QP, @@ -1488,6 +1472,7 @@ static const struct imx_pcie_drvdata drvdata[] = { .mode_off[0] = IOMUXC_GPR12, .mode_mask[0] = IMX6Q_GPR12_DEVICE_TYPE, .init_phy = imx_pcie_init_phy, + .set_ref_clk = imx6q_pcie_set_ref_clk, }, [IMX7D] = { .variant = IMX7D, @@ -1500,6 +1485,7 @@ static const struct imx_pcie_drvdata drvdata[] = { .mode_off[0] = IOMUXC_GPR12, .mode_mask[0] = IMX6Q_GPR12_DEVICE_TYPE, .init_phy = imx7d_pcie_init_phy, + .set_ref_clk = imx7d_pcie_set_ref_clk, }, [IMX8MQ] = { .variant = IMX8MQ, @@ -1513,6 +1499,7 @@ static const struct imx_pcie_drvdata drvdata[] = { .mode_off[1] = IOMUXC_GPR12, .mode_mask[1] = IMX8MQ_GPR12_PCIE2_CTRL_DEVICE_TYPE, .init_phy = imx8mq_pcie_init_phy, + .set_ref_clk = imx8mm_pcie_set_ref_clk, }, [IMX8MM] = { .variant = IMX8MM, @@ -1524,6 +1511,7 @@ static const struct imx_pcie_drvdata drvdata[] = { .clks_cnt = ARRAY_SIZE(imx8mm_clks), .mode_off[0] = IOMUXC_GPR12, .mode_mask[0] = IMX6Q_GPR12_DEVICE_TYPE, + .set_ref_clk = imx8mm_pcie_set_ref_clk, }, [IMX8MP] = { .variant = IMX8MP, @@ -1535,6 +1523,7 @@ static const struct imx_pcie_drvdata drvdata[] = { .clks_cnt = ARRAY_SIZE(imx8mm_clks), .mode_off[0] = IOMUXC_GPR12, .mode_mask[0] = IMX6Q_GPR12_DEVICE_TYPE, + .set_ref_clk = imx8mm_pcie_set_ref_clk, }, [IMX95] = { .variant = IMX95, @@ -1561,6 +1550,7 @@ static const struct imx_pcie_drvdata drvdata[] = { .mode_mask[1] = IMX8MQ_GPR12_PCIE2_CTRL_DEVICE_TYPE, .epc_features = &imx8m_pcie_epc_features, .init_phy = imx8mq_pcie_init_phy, + .set_ref_clk = imx8mm_pcie_set_ref_clk, }, [IMX8MM_EP] = { .variant = IMX8MM_EP, @@ -1573,6 +1563,7 @@ static const struct imx_pcie_drvdata drvdata[] = { .mode_off[0] = IOMUXC_GPR12, .mode_mask[0] = IMX6Q_GPR12_DEVICE_TYPE, .epc_features = &imx8m_pcie_epc_features, + .set_ref_clk = imx8mm_pcie_set_ref_clk, }, [IMX8MP_EP] = { .variant = IMX8MP_EP, @@ -1585,6 +1576,7 @@ static const struct imx_pcie_drvdata drvdata[] = { .mode_off[0] = IOMUXC_GPR12, .mode_mask[0] = IMX6Q_GPR12_DEVICE_TYPE, .epc_features = &imx8m_pcie_epc_features, + .set_ref_clk = imx8mm_pcie_set_ref_clk, }, [IMX95_EP] = { .variant = IMX95_EP,