From patchwork Thu Jun 6 18:46:56 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Frank Li X-Patchwork-Id: 13688897 Received: from EUR05-VI1-obe.outbound.protection.outlook.com (mail-vi1eur05on2044.outbound.protection.outlook.com [40.107.21.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 44B2E38DE4 for ; Thu, 6 Jun 2024 18:47:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.21.44 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1717699646; cv=fail; b=UAM6HLoJsFN+8UeF8S8mjYiYyftocQBMSNL1s6nXB3sK9FG9gCnEkzNSH9/7AB6j+dLp/lTycnZzp8ogDH68aB9keR+VZStY1Y95n+E7HPLiH8sY/RiC44lPlZFes35O5YSknPzeR06wTJUOKfIfVGKIMXqiMKzMsWdbeQaP7Xk= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1717699646; c=relaxed/simple; bh=woZl32LsPM90+cbZ0hBx3TO93OcOsNDJO7ghpq27th4=; h=From:Date:Subject:Content-Type:Message-Id:References:In-Reply-To: To:Cc:MIME-Version; b=UXCS5bzx432ptU++YluADuC0Z2B/7zzhCPj0wjGmmdHUe4KwVXgkyQQKs8siSlP/FkMrLh2hyA59FuVehOoSGurjGMwlBDb/9YGiZD5ryKqGKFZyD+Bql4aeh2BQsIfCDddTmxPhVLe+jhyXOr3hbPiIQ9A337rKVsk2EHdo0sw= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com; spf=pass smtp.mailfrom=nxp.com; dkim=pass (1024-bit key) header.d=nxp.com header.i=@nxp.com header.b=EPkZeTTo; arc=fail smtp.client-ip=40.107.21.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=nxp.com header.i=@nxp.com header.b="EPkZeTTo" ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=NdUlTx3WtNbhUfPJyIjz9+boZRnOPATMpRtV0i3B6Ca1b2ZCi9WeMl7oX8F6ByIbzZGVR4HJ/t4SKI0Qw6xhX94oycMUcJb7i5Qmbt2jLzZy7bnw8kYefpjgfU/wlULhnZFHirNpL3CTiFTWKghvPe8IQwLSbR+hqEF9V9j6vgP+yGEfac/gq+y9yZjd3b9rR7qcZ5zLmwDQdy7sn+IdxT2Mq/HOoGy0x078aVBr7iWEg+060Piga7ETc5fFRm8JargShUQ2TFn5N8nCeIvLRdYoPIgY/HEfAL5xNg7kNKmqKDHiVT7qkVu0RS8H2pDNQEj0Ck6jzZsX4gJ5UvRhlQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=BBOyMsKcgfnqOIXjklRaVSAY4hGLqCd/Nto0kUlHcmg=; b=RP9TRDP1zqu/MVlqc2jNpXk0POpu7OUBnQVNAgy9tkQpVa5/HSlu6ZSpK5dqriQUOkhRG55fKEZBdAuzxp+2xT6d+hgCVyy2MmWbOVo00O0qMjuEZQ4ZvhCrxEDIYBDcgpjm9qzlzDZzFeh0gHAO4sxciR+5rDVOU5Gj99NSOPhzz5Vd81LhUoWo4oDwKy4eMqMPZAI9Sig/TqQQiDO+TfUtPzUiuy6eF3dHmK5pOCtyhYl4NutTZpyXohW6gPyZKJ3t8AATeuz4WMk8P92ALx7ZDDbHMjZS38dRR3AzgoC14A+1WRIN1zw1cj6r3XRP30WWYvx88Zv2qw9AzRi8gw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=BBOyMsKcgfnqOIXjklRaVSAY4hGLqCd/Nto0kUlHcmg=; b=EPkZeTToWS8Y4XqUk7rFzu5/KdNqCUeZQ/D5REM6yLRAoX45fMGV5rpbITFCHfWO0Kuuht6GzVArhM/IjWnB7NEouNBTFILAj5VqQWIFZqR9RYqO14osEq74ewPpZM6lOULwQBfTO4uNhu5pohSd7le6fpy53UrBqJLovon8JyE= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from PAXPR04MB9642.eurprd04.prod.outlook.com (2603:10a6:102:240::14) by VI0PR04MB11069.eurprd04.prod.outlook.com (2603:10a6:800:266::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7633.27; Thu, 6 Jun 2024 18:47:22 +0000 Received: from PAXPR04MB9642.eurprd04.prod.outlook.com ([fe80::9126:a61e:341d:4b06]) by PAXPR04MB9642.eurprd04.prod.outlook.com ([fe80::9126:a61e:341d:4b06%2]) with mapi id 15.20.7633.021; Thu, 6 Jun 2024 18:47:22 +0000 From: Frank Li Date: Thu, 06 Jun 2024 14:46:56 -0400 Subject: [PATCH 2/7] arm64: dts: imx8qm: add mipi subsystem Message-Id: <20240606-imx8qm-dts-usb-v1-2-565721b64f25@nxp.com> References: <20240606-imx8qm-dts-usb-v1-0-565721b64f25@nxp.com> In-Reply-To: <20240606-imx8qm-dts-usb-v1-0-565721b64f25@nxp.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Dong Aisheng Cc: devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Frank Li X-Mailer: b4 0.13-dev-e586c X-Developer-Signature: v=1; a=ed25519-sha256; t=1717699632; l=10395; i=Frank.Li@nxp.com; s=20240130; h=from:subject:message-id; bh=woZl32LsPM90+cbZ0hBx3TO93OcOsNDJO7ghpq27th4=; b=9hW1H4XQ0wXcsWiegOEfaPoa+mGlJcihGnx91YHyRTwszK/ojZ2xmlh/WBezHByQ68NazDUp9 BBMUQzyxPAjBxK8lZU6hvF8ZDZ9rDK7Yh+tgNk5XfRxTbU/6fr5Aasi X-Developer-Key: i=Frank.Li@nxp.com; a=ed25519; pk=I0L1sDUfPxpAkRvPKy7MdauTuSENRq+DnA+G4qcS94Q= X-ClientProxiedBy: SJ0PR05CA0178.namprd05.prod.outlook.com (2603:10b6:a03:339::33) To PAXPR04MB9642.eurprd04.prod.outlook.com (2603:10a6:102:240::14) Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: PAXPR04MB9642:EE_|VI0PR04MB11069:EE_ X-MS-Office365-Filtering-Correlation-Id: a5c63fec-5518-4263-8101-08dc865919bb X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230031|52116005|376005|1800799015|7416005|366007|38350700005; X-Microsoft-Antispam-Message-Info: =?utf-8?q?4rDF2DMBezvC8KIAn3bxn61QiKZ6JHY?= =?utf-8?q?90C6Z6ZSW6KLk0nw9lZKKtasFKEisQLyna9DaGfTseDxoqp5LfMHVruETxbtYfW1I?= =?utf-8?q?lmVBXxPKBK2uxtuKvtOlNPoM6kNrMvq2Zsy7Q1Tpbi7wUUT/F9bY2fPsygnXrUxAV?= =?utf-8?q?quJtoGoqOl1niD3GzA6BE+LWMoV3LP7vB2+VrTMMcVZhDLg/8whTJbEOKi6yq1JiY?= =?utf-8?q?j6PZ5ADvfP1uypy6c1guYleWRUTHC7NT1fckzckz88qccPHkD3YTj7UFZ43WnBzxJ?= =?utf-8?q?MhNXdI5OeRcKhCPRcBzEvl+zgKBhwW7BjQaToNh5X7sLR52FwbYfuJUaNnkkY5OfF?= =?utf-8?q?NGNoDDkfrwfZIX4x3KwB9zsMbKErEUeemCUz3cccJtcRJGTzp3pwjQPH6COqGVt69?= =?utf-8?q?D811wLAMOVKhU7i+M4mcxEOiop1LR1cq13SHyjfLq0vrP9wZEah6EZKjkMCzLnW5W?= =?utf-8?q?8Tft83165xrgJUclvw4Eqa4McGgL65NZR7gLsTQp1bOvpiVA2GlAcYhsr0gFJU+0W?= =?utf-8?q?Qhl/XgBxBLdlepciW7/cbv4Ajeuguj30hTzzJgBLHUL7/5wACrISaXGuaACSux/sv?= =?utf-8?q?YJvX7L1B79goDIiAEt2cgbZ5b4WutH5yD2bNubITlsG/a76C+oF5v8I3t05CVoufo?= =?utf-8?q?x3qh0iK+7ig/S5W51V9FzwIpZVM/5ZHQw2/6YznrnZdU3hAaUtbuZaCirWqY6GmDY?= =?utf-8?q?EmmbB5/H/QLHsYM+p8TIW/KxwTSeaEjeCoIWvKOM8jFsgfGcQTDCmU4dY+kTZJjpX?= =?utf-8?q?NNLuCTrFmzDtgzND2BARAzndQLdHBWMs3oZbf+bt2Fty8vrYWf6MlTki6AF2/ED4+?= =?utf-8?q?y8ExB1DEpnVJIKMLY3TCYDq/zF6sO52KMoo2dsH+aOjQU6Zn4S+ePbCs5rBxBLqn9?= =?utf-8?q?vOmuod9t7ycc+ZzJAo5baRRECa9LuK/nVPR/lI7BL/meUxQJj9QO+rFaozvMlQMQA?= =?utf-8?q?Mzby2r0kMxuzAOZPK3+4RQgCeyCr6ttk0oG35o/9zKnY7Zm7iMZHIx4s8etmbYeCH?= =?utf-8?q?CQyYj1FhxSH99Z8wx3pS220E3JttLjxA+eHMJ2LsJpHuAOBIwJCVVsnLPruNlF+VS?= =?utf-8?q?7mfJAbx4wmEKpqsFMtoaYo1pS1gHbPNmqWRtiTYGB2WQsaQmVNdfvvlA3znVRRObQ?= =?utf-8?q?kIQI0Kw4yx0MSMqBSSyZFNcOm0RC96W4Qkb+Y3LFZNgI6vL6KbY1W2aqSrTXHQff5?= =?utf-8?q?nUsUtG0catv03QIQtHlNPYPlzjcKtX4JAe+m853TB2KzMopRUWl3QG7Rf40uFDyXm?= =?utf-8?q?b3Mn0smQscLmiMozaY9284YhclWhlaULR/nR//buUBVBCet+Sg1zu0LE=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR04MB9642.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230031)(52116005)(376005)(1800799015)(7416005)(366007)(38350700005);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?mDGXw26chYlb0qlK0uOPRdjR+xZZ?= =?utf-8?q?g1MzJJgb1ZM3GGAF+abLoR76CbQvECpshTkhiEM2uzwmCWeWxDKaUVTwdjr9SXudi?= =?utf-8?q?kMevjWDdMUbQNn1OFsLyyNUuyQcIbv0tdxPM4Hh9uKRTbuBE02CqfjI6qErcbOrfM?= =?utf-8?q?HUEm8E2vzIKMEYrLpI3Y7I7ccPW11/UzocGeaa30ZNWvWqG+KFBfCDPB1LQCZhIp0?= =?utf-8?q?XcmCI8DLxszmqpFEzxvdPnql5NzSmllPokJufAIhehM1pel791WSiVLs8XZMwA7k/?= =?utf-8?q?ytT3Rq9cOOJoV6ECDE2DwfT2Jq4Xkmz7Zm8HvZBHTjEScIyLOn+r7KTXThHJzA/Db?= =?utf-8?q?8of4l0I+xg8wiaMT+FvLQhBSPtWw/+v4N/CL/Q1sHib4T4eU5G4ZeC+RgzkU12Gah?= =?utf-8?q?c44IlbZpDyc/wg1vMBNmFQBU1xjm3R88Avxpzv6x9EjeEmJfQsOrMCzbOF2aRXdO5?= =?utf-8?q?C2+/OwnHnbTpTXFDEugBF4QUsoQvFS+541VDWOzMxMuxnlJz2Cvx2YZJbtv4Vv5Zl?= =?utf-8?q?57ERM9o9rj0YjeRxYjFFJtQEnEL2jl2e61ujQvoxLaE1Txl1b72NcdRmbK+LswR5o?= =?utf-8?q?+x8Rj8ZEvtwsaqYmkS2PV7jYmm58tLRJWfYAFd3IOT17oAMI/bhpcJOAg0GnCWYIw?= =?utf-8?q?61icbk6msY/vmg2nHHgfeQSVLuyZiNJyaz0i7//xnBTDfnJlUz84zoMkLpp/5Sk2L?= =?utf-8?q?3rCfn9NBGJ7VAbIdtLP1Qj03yuXuuVNOR01KNDGnxaGp+xiLMEOaaHHALHYeSbL5B?= =?utf-8?q?hR6xnKipdPWACv7DOznl7Q/mBo2D5Rlu7SkRVB/4XclleQX+iAh4e/efYKW2CAsJO?= =?utf-8?q?t8+GHktP4R1EiJXToP/6RrDd+iRNqkAMhefSj0rFtq2jFiEgtQKCFMqw6hjRa7bWg?= =?utf-8?q?4XsZfcc8AqCpN/9JiZVXdVyvn83edez0lVVUjKtxgI70UJoqdt4GF6wfrdHgmi4K7?= =?utf-8?q?IooGCTLtlLtcsBEHXeQr1gzU0H8yqXENMXj8wubN/GQrZMv8VZjgEMxgXKumDFVpa?= =?utf-8?q?qKnJheVHOysVvJQzbix/kCsyjkfmhYHmmoMVZSC+QbcBGepyAFxMEQTdMI30ngJVs?= =?utf-8?q?VphB0D0+47HXQZMuJbic8QNc53BKvwmz0DIAiYYmtOF+P0C+BiQsISfdGtnkWWhFy?= =?utf-8?q?OoVJSV1pssPgtLE4l6CYqGodrKErgeRWf0ZTw4tcadNXzLp+ZSqWRu1328PKHDj0r?= =?utf-8?q?/pau9e1LrJ2UPXEgQYPy+zaopXb2Lrr5GzVvf68Qpz8IaH/VroNXYkn2R1rn7dZkC?= =?utf-8?q?HzrUcpr37bv0fnK+k7C6gnzgh2G1HkH9dxmbdIbRPxb+i8YIro0odDhAUxg4wgUG9?= =?utf-8?q?+UF+vZzOrMmyzuPBzin3QSB03obVNNfTvJTAEAypCka6OvosBiwtD0sgMLt56ZA3j?= =?utf-8?q?6Fuhpwar4D3kKY2xir9WS6sGv1jnqhukfkYPaPbUsqAsmP4hGJzYibDwq0owFGxal?= =?utf-8?q?IG5ZLRgqIdnuLwLfuPYPiS7CfBwWTVLwbYaEed2KQqMWbpjNOUcKpbxaKbyr1+pc9?= =?utf-8?q?nILCXRsPZuGc?= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: a5c63fec-5518-4263-8101-08dc865919bb X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 06 Jun 2024 18:47:22.2357 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: NyY9cxsZhS40fKAlEcQsVp9ZA13Cp1Cq2sGNWBSjIPOV7DNsx/bumcfFhRQiMWaghZkH5hraxrmS40GcmSDvwA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI0PR04MB11069 Add irqstear, pwm and i2c in mipi subsystem. Signed-off-by: Frank Li --- arch/arm64/boot/dts/freescale/imx8qm-ss-mipi.dtsi | 286 ++++++++++++++++++++++ arch/arm64/boot/dts/freescale/imx8qm.dtsi | 1 + 2 files changed, 287 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8qm-ss-mipi.dtsi b/arch/arm64/boot/dts/freescale/imx8qm-ss-mipi.dtsi new file mode 100644 index 0000000000000..bd18468923e52 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8qm-ss-mipi.dtsi @@ -0,0 +1,286 @@ +// SPDX-License-Identifier: GPL-2.0+ + +/* + * Copyright 2024 NXP + */ + +/ { + dsi_ipg_clk: clock-dsi-ipg { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <120000000>; + clock-output-names = "dsi_ipg_clk"; + }; + + mipi_pll_div2_clk: clock-mipi-div2-pll { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <432000000>; + clock-output-names = "mipi_pll_div2_clk"; + }; + + mipi0_subsys: bus@56220000 { + compatible = "simple-bus"; + interrupt-parent = <&irqsteer_mipi0>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x56220000 0x0 0x56220000 0x10000>; + + irqsteer_mipi0: interrupt-controller@56220000 { + compatible = "fsl,imx-irqsteer"; + reg = <0x56220000 0x1000>; + interrupts = ; + interrupt-controller; + interrupt-parent = <&gic>; + #interrupt-cells = <1>; + clocks = <&mipi0_lis_lpcg IMX_LPCG_CLK_0>; + clock-names = "ipg"; + power-domains = <&pd IMX_SC_R_MIPI_0>; + fsl,channel = <0>; + fsl,num-irqs = <32>; + }; + + mipi0_lis_lpcg: clock-controller@56223000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x56223000 0x4>; + #clock-cells = <1>; + clocks = <&dsi_ipg_clk>; + clock-indices = ; + clock-output-names = "mipi0_lis_lpcg_ipg_clk"; + power-domains = <&pd IMX_SC_R_MIPI_0>; + }; + + mipi0_pwm_lpcg: clock-controller@5622300c { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5622300c 0x4>; + #clock-cells = <1>; + clocks = <&clk IMX_SC_R_MIPI_0_PWM_0 IMX_SC_PM_CLK_PER>, + <&dsi_ipg_clk>; + clock-indices = , ; + clock-output-names = "mipi0_pwm_lpcg_clk", + "mipi0_pwm_lpcg_ipg_clk"; + power-domains = <&pd IMX_SC_R_MIPI_0_PWM_0>; + }; + + mipi0_i2c0_lpcg_ipg_clk: clock-controller@56223014 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x56223014 0x4>; + #clock-cells = <1>; + clocks = <&mipi0_i2c0_lpcg_ipg_s_clk IMX_LPCG_CLK_0>; + clock-indices = ; + clock-output-names = "mipi0_i2c0_lpcg_ipg_clk"; + power-domains = <&pd IMX_SC_R_MIPI_0_I2C_0>; + }; + + mipi0_i2c0_lpcg_ipg_s_clk: clock-controller@56223018 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x56223018 0x4>; + #clock-cells = <1>; + clocks = <&dsi_ipg_clk>; + clock-indices = ; + clock-output-names = "mipi0_i2c0_lpcg_ipg_s_clk"; + power-domains = <&pd IMX_SC_R_MIPI_0_I2C_0>; + }; + + mipi0_i2c0_lpcg_clk: clock-controller@5622301c { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5622301c 0x4>; + #clock-cells = <1>; + clocks = <&clk IMX_SC_R_MIPI_0_I2C_0 IMX_SC_PM_CLK_MISC2>; + clock-indices = ; + clock-output-names = "mipi0_i2c0_lpcg_clk"; + power-domains = <&pd IMX_SC_R_MIPI_0_I2C_0>; + }; + + mipi0_i2c1_lpcg_ipg_clk: clock-controller@56223024 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x56223024 0x4>; + #clock-cells = <1>; + clocks = <&mipi0_i2c1_lpcg_ipg_s_clk IMX_LPCG_CLK_0>; + clock-indices = ; + clock-output-names = "mipi0_i2c1_lpcg_ipg_clk"; + power-domains = <&pd IMX_SC_R_MIPI_0_I2C_1>; + }; + + mipi0_i2c1_lpcg_clk: clock-controller@5622302c { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5622302c 0x4>; + #clock-cells = <1>; + clocks = <&clk IMX_SC_R_MIPI_0_I2C_1 IMX_SC_PM_CLK_MISC2>; + clock-indices = ; + clock-output-names = "mipi0_i2c1_lpcg_clk"; + power-domains = <&pd IMX_SC_R_MIPI_0_I2C_1>; + }; + + mipi0_i2c1_lpcg_ipg_s_clk: clock-controller@56223028 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x56223028 0x4>; + #clock-cells = <1>; + clocks = <&dsi_ipg_clk>; + clock-indices = ; + clock-output-names = "mipi0_i2c1_lpcg_ipg_s_clk"; + power-domains = <&pd IMX_SC_R_MIPI_0_I2C_1>; + }; + + pwm_mipi0: pwm@56224000 { + compatible = "fsl,imx8qxp-pwm", "fsl,imx27-pwm"; + reg = <0x56224000 0x1000>; + clocks = <&mipi0_pwm_lpcg IMX_LPCG_CLK_4>, + <&mipi0_pwm_lpcg IMX_LPCG_CLK_0>; + clock-names = "ipg", "per"; + assigned-clocks = <&clk IMX_SC_R_MIPI_0_PWM_0 IMX_SC_PM_CLK_PER>; + assigned-clock-rates = <24000000>; + #pwm-cells = <3>; + power-domains = <&pd IMX_SC_R_MIPI_0_PWM_0>; + status = "disabled"; + }; + + i2c0_mipi0: i2c@56226000 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c"; + reg = <0x56226000 0x1000>; + interrupts = <8>; + clocks = <&mipi0_i2c0_lpcg_clk IMX_LPCG_CLK_0>, + <&mipi0_i2c0_lpcg_ipg_clk IMX_LPCG_CLK_0>; + clock-names = "per", "ipg"; + assigned-clocks = <&mipi0_i2c0_lpcg_clk IMX_LPCG_CLK_0>; + assigned-clock-rates = <24000000>; + power-domains = <&pd IMX_SC_R_MIPI_0_I2C_0>; + status = "disabled"; + }; + }; + + mipi1_subsys: bus@57220000 { + compatible = "simple-bus"; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x57220000 0x0 0x57220000 0x10000>; + + irqsteer_mipi1: interrupt-controller@57220000 { + compatible = "fsl,imx-irqsteer"; + reg = <0x57220000 0x1000>; + interrupts = ; + interrupt-controller; + interrupt-parent = <&gic>; + #interrupt-cells = <1>; + clocks = <&mipi1_lis_lpcg IMX_LPCG_CLK_0>; + clock-names = "ipg"; + power-domains = <&pd IMX_SC_R_MIPI_1>; + fsl,channel = <0>; + fsl,num-irqs = <32>; + }; + + mipi1_lis_lpcg: clock-controller@57223000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x57223000 0x4>; + #clock-cells = <1>; + clocks = <&dsi_ipg_clk>; + clock-indices = ; + clock-output-names = "mipi1_lis_lpcg_ipg_clk"; + power-domains = <&pd IMX_SC_R_MIPI_1>; + }; + + mipi1_pwm_lpcg: clock-controller@5722300c { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5722300c 0x4>; + #clock-cells = <1>; + clocks = <&clk IMX_SC_R_MIPI_1_PWM_0 IMX_SC_PM_CLK_PER>, + <&dsi_ipg_clk>; + clock-indices = , ; + clock-output-names = "mipi1_pwm_lpcg_clk", + "mipi1_pwm_lpcg_ipg_clk"; + power-domains = <&pd IMX_SC_R_MIPI_1_PWM_0>; + }; + + mipi1_i2c0_lpcg_clk: clock-controller@5722301c { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5722301c 0x4>; + #clock-cells = <1>; + clocks = <&clk IMX_SC_R_MIPI_1_I2C_0 IMX_SC_PM_CLK_MISC2>; + clock-indices = ; + clock-output-names = "mipi1_i2c0_lpcg_clk"; + power-domains = <&pd IMX_SC_R_MIPI_1_I2C_0>; + }; + + mipi1_i2c0_lpcg_ipg_clk: clock-controller@57223014 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x57223014 0x4>; + #clock-cells = <1>; + clocks = <&mipi1_i2c0_lpcg_ipg_s_clk IMX_LPCG_CLK_0>; + clock-indices = ; + clock-output-names = "mipi1_i2c0_lpcg_ipg_clk"; + power-domains = <&pd IMX_SC_R_MIPI_1_I2C_0>; + }; + + mipi1_i2c0_lpcg_ipg_s_clk: clock-controller@57223018 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x57223018 0x4>; + #clock-cells = <1>; + clocks = <&dsi_ipg_clk>; + clock-indices = ; + clock-output-names = "mipi1_i2c0_lpcg_ipg_s_clk"; + power-domains = <&pd IMX_SC_R_MIPI_1_I2C_0>; + }; + + mipi1_i2c1_lpcg_ipg_clk: clock-controller@57223024 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x57223024 0x4>; + #clock-cells = <1>; + clocks = <&mipi1_i2c1_lpcg_ipg_s_clk IMX_LPCG_CLK_0>; + clock-indices = ; + clock-output-names = "mipi1_i2c1_lpcg_ipg_clk"; + power-domains = <&pd IMX_SC_R_MIPI_1_I2C_1>; + }; + + mipi1_i2c1_lpcg_ipg_s_clk: clock-controller@57223028 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x57223028 0x4>; + #clock-cells = <1>; + clocks = <&dsi_ipg_clk>; + clock-indices = ; + clock-output-names = "mipi1_i2c1_lpcg_ipg_s_clk"; + power-domains = <&pd IMX_SC_R_MIPI_1_I2C_1>; + }; + + mipi1_i2c1_lpcg_clk: clock-controller@5722302c { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5722302c 0x4>; + #clock-cells = <1>; + clocks = <&clk IMX_SC_R_MIPI_1_I2C_1 IMX_SC_PM_CLK_MISC2>; + clock-indices = ; + clock-output-names = "mipi1_i2c1_lpcg_clk"; + power-domains = <&pd IMX_SC_R_MIPI_1_I2C_1>; + }; + + pwm_mipi1: pwm@57224000 { + compatible = "fsl,imx8qxp-pwm", "fsl,imx27-pwm"; + reg = <0x57224000 0x1000>; + clocks = <&mipi1_pwm_lpcg IMX_LPCG_CLK_4>, + <&mipi1_pwm_lpcg IMX_LPCG_CLK_0>; + clock-names = "ipg", "per"; + assigned-clocks = <&clk IMX_SC_R_MIPI_1_PWM_0 IMX_SC_PM_CLK_PER>; + assigned-clock-rates = <24000000>; + #pwm-cells = <3>; + power-domains = <&pd IMX_SC_R_MIPI_1_PWM_0>; + status = "disabled"; + }; + + i2c0_mipi1: i2c@57226000 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c"; + reg = <0x57226000 0x1000>; + interrupts = <8>; + interrupt-parent = <&irqsteer_mipi1>; + clocks = <&mipi1_i2c0_lpcg_clk IMX_LPCG_CLK_0>, + <&mipi1_i2c0_lpcg_ipg_clk IMX_LPCG_CLK_0>; + clock-names = "per", "ipg"; + assigned-clocks = <&mipi1_i2c0_lpcg_clk IMX_LPCG_CLK_0>; + assigned-clock-rates = <24000000>; + power-domains = <&pd IMX_SC_R_MIPI_1_I2C_0>; + status = "disabled"; + }; + }; +}; + diff --git a/arch/arm64/boot/dts/freescale/imx8qm.dtsi b/arch/arm64/boot/dts/freescale/imx8qm.dtsi index 9f29fe4589668..846b95be22bbe 100644 --- a/arch/arm64/boot/dts/freescale/imx8qm.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8qm.dtsi @@ -577,3 +577,4 @@ clk_spdif1_rx: clock-spdif1-rx { #include "imx8qm-ss-lsio.dtsi" #include "imx8qm-ss-audio.dtsi" #include "imx8qm-ss-lvds.dtsi" +#include "imx8qm-ss-mipi.dtsi"