From patchwork Mon Jun 10 20:46:20 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Frank Li X-Patchwork-Id: 13692407 Received: from EUR05-VI1-obe.outbound.protection.outlook.com (mail-vi1eur05on2045.outbound.protection.outlook.com [40.107.21.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 56D764DA09 for ; Mon, 10 Jun 2024 20:46:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.21.45 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1718052410; cv=fail; b=mW1+xtjagGA0sWqbam1qtaxVDdydCslee7RHD2HJZ6PCBULIxv5P2tasSMH3poNTSpBvsPGXTaXNofpFrPcFAb9G+I6f3vz8UwzgUM8W6+MW5diy9Oii1J/hA4jZRuh9FJkNZAvswVBkrXnV5E5ywHB7fD723tz020PzIztBPNs= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1718052410; c=relaxed/simple; bh=0p2raQ2N5vsPsJddo41AkiQ1pr49GXdARo/kCGawPe8=; h=From:Date:Subject:Content-Type:Message-Id:References:In-Reply-To: To:Cc:MIME-Version; b=suZO+zS3ptRc9xuqHU6b5ltqBwmxH6km8zpW9H4YGhXqqBge7PtvJOq4quRqDNoJHtqivh1fNJ7fJPtDlH8jADBiQ7qrJIB0AVMeqb70h8bBjGg0kCVAcrc4C30PbgJ4IrnmYh2qJ3Tf+pXruzUcIFCg26gvZa+QOqbQi2QFCZs= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com; spf=pass smtp.mailfrom=nxp.com; dkim=pass (1024-bit key) header.d=nxp.com header.i=@nxp.com header.b=QAZEJSSR; arc=fail smtp.client-ip=40.107.21.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=nxp.com header.i=@nxp.com header.b="QAZEJSSR" ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=jkvzgzfltDyXefqzJjnBBw7Rqi/EG3azwtciy835gCjjcZWa3xfYNksriu8T0KXbnnloAP/+kJ1Z/6xGRc5gBNizjmPHUrCEazobOzeKOe6FJ9ANxfw1hAyHX91hxjYunaGwSBrXzF9oZttd9wiyw8+wBjgbAFFluR7vsUAfo5t+ByhHU1uF/royiuDUjRwUwbTOQAcxPf4QdkrNI+x14ECA4aMWgxnoZJfV4wk0CLK7Od5hs9df8O/9W+VNBbmaCTeYcctGEZbZZ5f6W+O0T1suhWLwq/Ed61ixkkPRKnu8cWm3xh3P7KRQB3pJPaMiHcsilH601ObzFQtpddDlcA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=d1U9ThRqch8jsYxZT7J1rZ1nB+WhDLbERuAB0RbR+r0=; b=XuRKd+7/5TZAJP0T8DD9fazDfgOnWW9ckqN7BSp0ZPQJySgaLskFqpSaLD5U+U97NT6XwKbHoqGHin0lUR7j5NBcpoT7u28N5EnlF4G09p3fJjwrProMpa3a5UQCi9W+hsBDQY/6/wSDD60WFDvMGp70pEvwmKOt1n6ANlWXlhP6pl8ikDGCSGtFKAdsqifCgiUB254B1gnzhS/oHANmi0ejqNyV12cxIAgGdlWKl/+CyObCcFIin8+pKZB0Fu3XsUSl7NqJUHvbWK+R7gJUDwpLHUXmIE2X4+7b9JFtWN8ecjdFJ7ym8H3OqBdkYoOIl0HxfcfyJ6S7VIi83+LemA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=d1U9ThRqch8jsYxZT7J1rZ1nB+WhDLbERuAB0RbR+r0=; b=QAZEJSSRGNzqGp5/raf+EYaYVfhJvQdEiFsAL2sRGxZ8GArb0cUWGhgIvWjT5DeIBUkP11yZEO7dqAaeEitbfk+1eofRzcugR6yVAyAFN0eXEnjH4cS17185Gntn+F4c4NB1lycjHHMFil+146dSlnHp/82mHx4BSQbHOQZQvQs= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from PAXPR04MB9642.eurprd04.prod.outlook.com (2603:10a6:102:240::14) by PAXPR04MB9376.eurprd04.prod.outlook.com (2603:10a6:102:2b2::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7633.36; Mon, 10 Jun 2024 20:46:45 +0000 Received: from PAXPR04MB9642.eurprd04.prod.outlook.com ([fe80::9126:a61e:341d:4b06]) by PAXPR04MB9642.eurprd04.prod.outlook.com ([fe80::9126:a61e:341d:4b06%2]) with mapi id 15.20.7633.036; Mon, 10 Jun 2024 20:46:45 +0000 From: Frank Li Date: Mon, 10 Jun 2024 16:46:20 -0400 Subject: [PATCH v2 3/9] arm64: dts: imx8: add basic mipi subsystem Message-Id: <20240610-imx8qm-dts-usb-v2-3-788417116fb1@nxp.com> References: <20240610-imx8qm-dts-usb-v2-0-788417116fb1@nxp.com> In-Reply-To: <20240610-imx8qm-dts-usb-v2-0-788417116fb1@nxp.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Dong Aisheng Cc: devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Frank Li X-Mailer: b4 0.13-dev-e586c X-Developer-Signature: v=1; a=ed25519-sha256; t=1718052391; l=9827; i=Frank.Li@nxp.com; s=20240130; h=from:subject:message-id; bh=0p2raQ2N5vsPsJddo41AkiQ1pr49GXdARo/kCGawPe8=; b=GsDY+d6CU5FyYahH2FFIud+BNHMK1F79fUMvkCGhLRXOLKcWSShDu7w0SbQPOjq7EGdJbmYb5 FTYq7jl7l5CA0RovNnAdjwkO8p4tiLgV3Yf7Lc6dS1KN93mppS7wOv1 X-Developer-Key: i=Frank.Li@nxp.com; a=ed25519; pk=I0L1sDUfPxpAkRvPKy7MdauTuSENRq+DnA+G4qcS94Q= X-ClientProxiedBy: BYAPR06CA0059.namprd06.prod.outlook.com (2603:10b6:a03:14b::36) To PAXPR04MB9642.eurprd04.prod.outlook.com (2603:10a6:102:240::14) Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: PAXPR04MB9642:EE_|PAXPR04MB9376:EE_ X-MS-Office365-Filtering-Correlation-Id: 6a67cf75-7f97-4aeb-1acf-08dc898e70da X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230031|376005|366007|1800799015|52116005|7416005|38350700005; X-Microsoft-Antispam-Message-Info: =?utf-8?q?NLJbUyVb42jbDdEB3CfXUmyfjzX8YIz?= =?utf-8?q?riBB43qkNBBt+G2IRBqCKs6/sBtk38PegXr8JIuYl0iBtifERF7Ozkj4n/ljou2++?= =?utf-8?q?HqVFa0e/th39XGUZTxh+jV6njXm+MDF7X9QTk2aluBJh8ki9YOfsteFM8xX8mvPt1?= =?utf-8?q?VJWSU6If+5QGejv/rlRXswn0SRAGHcunFcH6BM16AaiAD93IRauTaLUlGgI+6S7tW?= =?utf-8?q?eXKbZn3oKoGaQMTI87mhIGkh+UEuvHdiQFtHbF9kzLX66z8NqQVkQhLZhzw6MBxWA?= =?utf-8?q?5DIPOwUhsC5HGRY5UXuJtfcKwFU+rqmnyuOZrKYnweWFEkdqgZVtAvPf+/p/mHFRc?= =?utf-8?q?Mbrb3T1Sb6tKHAYPiTNqTbmsB6IXBAzEg3MuFJCf6YwzA3BTlGRd4TXeCMOjFtj8H?= =?utf-8?q?IViwCoB00tj+rwDMJcaVDnSSiNvz+emn7ehbAObGmyqp3URpBZ2E1TOdzji4eAmCJ?= =?utf-8?q?xF2FPIqVYytOf/1Jfcv6IcOwCohAw+3t5Cp7re1Qtczw34tDILSz0VOf2YM0zAl8p?= =?utf-8?q?XPjAa7J9PtdYZD3heBaDE5zAyTsuIW8h562SY1BGklJc5W68caiJ31a2Sxka/ZoHV?= =?utf-8?q?ZwDzQLy3N5FM8Jx6+n+qTXlGqHRSTvqw3wNUm0Rj136oZ94oJFR819nYiCzF6is+A?= =?utf-8?q?g/WBnImynLw/skRwptUZQnz2k3L7vUODpE96gJGw3+LJU4o7hBWr4HSEbhzCNmRqU?= =?utf-8?q?n6Kp23hk7L/dko0Ie4m1q/EVZtqvac6Rm8dpHGzfRFSXYnttppKnhRj4B1hn0vKDG?= =?utf-8?q?k19bWGCypLhOrS1h1bsP3Y3Aj6yzqUfpschraTOe69XlreL+es4mTg9w4AwiI9XGb?= =?utf-8?q?AvmtC4Upc1jYQvItsMXarQhY5IzaMTOxBvc1izKUu0KlUOPC69QkvZAmHPXp4KtD1?= =?utf-8?q?NlsU47M2EC9gdfU3AXbJJpi5O5cS4YY/ype2dO2WVDhDNAZTGL/quKIptj5O20lZ0?= =?utf-8?q?Bs2jEXzHV3KctQn5fGeidv/DFzdAVlSL70uyJZf4adqykhz5C+4J1njSL6n4tSZB3?= =?utf-8?q?/KeFDgod07o/OYJQskYhiwBfaEff5AWYUN8/VlesFbe+vByQjZjPahk9xovklGK9n?= =?utf-8?q?NEHSWZ5nYSrN8n1oZk8B+JoAdz4CxoNAcJKe/sVHyl8UYzFRHvsRCAdbCEJ0KhiNB?= =?utf-8?q?xje37C0FTQokXvBeGqNhIbRzK4IS1IcY8I1YA9cwZ9bBG6X9db9mQtzE0iR3P3qsX?= =?utf-8?q?Sr19hbHJNOu/QxTuLHYRORTzy6Szb28eSTKSTP88wQm71ja8TXDypipHIhaDEUy6N?= =?utf-8?q?luQL1GGkDwv7OrNqk2GhXLK1oPRfBW0yTE7kN2uyB4oXlcnpnyGUvOsw=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR04MB9642.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230031)(376005)(366007)(1800799015)(52116005)(7416005)(38350700005);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?GiAFYesAPoaaxPWjmY267sUzlR+D?= =?utf-8?q?N2UwH6nxHLImEfM89yS0eK+vQy1MXwjNsJiIQxNsF2QRBYksVZmL8E1nCRTfi5LRf?= =?utf-8?q?832EW9afvYagBZGdFmg3H1D6CarB/lYjoEU4OXMHW6mys5UJuOxeQCd/TLWHFBE6z?= =?utf-8?q?wbSIXXx9OkQGLBYGjGeuJCFKoCJJLp4FTz1xYaEujwbvaVJfJMqMdrXqgajmLnip8?= =?utf-8?q?0OhnVQE7ppatm5/wpKcqdGJ83IzKbIs5ddudjpYgNlv/JqJ8zoLC1iILhAiHLMQHq?= =?utf-8?q?5y8ngKZ+ySnBWbzVEOxAvoS85bEWIEERN9GsNE28wXS9ewSjg5TYfjshT+fhxzhFL?= =?utf-8?q?CQhdaMdO2Vf1cSvDyFzu8ZPXjPwk6CKW9dx6s4QT5aU3X/mz6WgX907iUKktIQ6qM?= =?utf-8?q?RTvwj0w3lKvpUETX+x2ciLZGppC3K/rcRkJcDpEIH4dq4zRp9upMspr3fujmUkKBy?= =?utf-8?q?h+GTKazIQUTSQvHaQ+nYLDSpj6gqgQly24qlGAPhsr7jhYcLd1GqiYirC7GllJ7lO?= =?utf-8?q?rADmEhTQhhmbhpgB/2+kC7i+GQxhuO8/kP4S2G+yJUwyT2Rq83q1LsTx/1fqVbNNA?= =?utf-8?q?f8z4p4ytNjlFxj8Mh2KMQj6WLfcrwZWGzIqp0s/HU6k038FDVsWR1X9l0lZPKZO3v?= =?utf-8?q?MWO5Y24JBc0jj8kw2+ElKmjFg0FymWwOCKg5BMoia7MgEYKV54DSjPo32REL/j297?= =?utf-8?q?m7ubHun0Au2pbJdAPseQCZLIjbU5Qicglnt6HdnAiuEIGHjSl9WEi4a9vFvrhQyF1?= =?utf-8?q?ThWNGTSE+Po6Lb44xb7Q34ftVhm5GJkYsevFleQYqAfKTjhpFwn0oNrb4R1dMon9F?= =?utf-8?q?/3erNxgUnJOxQ6QK2WVzUuqHaTzWl+LMPI275vFdfCrM4inuB7CXCppjbBreYZv88?= =?utf-8?q?NstDF3YUSTTbbo/rsizMg/9rN1aNCbLbnjicvjrNmHbwcWMTN9eCjTh7nkMk0zjSQ?= =?utf-8?q?g09OO0HrZGHzoS3mM9x+pCvudRIDVoyfuaO/PoKSPRbdDssJPDmyZMh4llEamTPqI?= =?utf-8?q?setfL7jzF0wss0r5EBvCnFIEIDSoXRovjbt+3I8M7517zbKH90ltCyiCECsDja843?= =?utf-8?q?AExLFu6r1HWfHnl/K7EWnq2LbO6J8L9SvZAJgVG35PR6sWEXbriP6HF2uKeToX8er?= =?utf-8?q?QjEG+Y7QoKbslxEfRjlz2z4878e1EyewWhBc46IgK8daigzObj0mvpQbEg/mkEUjQ?= =?utf-8?q?sdj+YBlKBoJFdddLvHQ/T4opyYDOQIkheAQO8CMUe3IBxETqQM3FHyUy/9Ep9A8RR?= =?utf-8?q?9Ky+PABs0Ofyim00EOOdnBjzZc/KmH67aQ1lJU6Gaan+64toIjS89ljNUAM9cBR0v?= =?utf-8?q?zYqqY+DTeFrJm1kAEskeMmAoQyhtvLzw0ne5I6lhoZeDLOlxnxD1NC0cYAoz9pfsv?= =?utf-8?q?Z1ThzjexNwUAQQJbpQH81Yoi4LUCooG0ueuunQebBrpJkCz0Bc1PxNhoN39DQScat?= =?utf-8?q?ZDxlqILk0A2QClyAOCeBQWMJuCmBGsXJ9HRASE6Kqx5LQVaFD0LkKg/U=3D?= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 6a67cf75-7f97-4aeb-1acf-08dc898e70da X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 10 Jun 2024 20:46:45.2332 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: QzZnUX+TQqIrc0AvpL1c18UprZSy+0HFBG3PGPXee7uj3NisRdlaKFb3MvFZ3xsfyFwOaFcMvLtkVU81XpYtGw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAXPR04MB9376 Add basic mipi subsystem for imx8qm and imx8qxp. Signed-off-by: Frank Li --- arch/arm64/boot/dts/freescale/imx8-ss-mipi0.dtsi | 138 +++++++++++++++++++++++ arch/arm64/boot/dts/freescale/imx8-ss-mipi1.dtsi | 138 +++++++++++++++++++++++ 2 files changed, 276 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8-ss-mipi0.dtsi b/arch/arm64/boot/dts/freescale/imx8-ss-mipi0.dtsi new file mode 100644 index 0000000000000..6b56315e8c434 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8-ss-mipi0.dtsi @@ -0,0 +1,138 @@ +// SPDX-License-Identifier: GPL-2.0-only and MIT + +/* + * Copyright 2024 NXP + */ + +mipi0_subsys: bus@56220000 { + compatible = "simple-bus"; + interrupt-parent = <&irqsteer_mipi0>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x56220000 0x0 0x56220000 0x10000>; + + irqsteer_mipi0: interrupt-controller@56220000 { + compatible = "fsl,imx8qxp-irqsteer", "fsl,imx-irqsteer"; + reg = <0x56220000 0x1000>; + interrupts = ; + interrupt-controller; + interrupt-parent = <&gic>; + #interrupt-cells = <1>; + clocks = <&mipi0_lis_lpcg IMX_LPCG_CLK_0>; + clock-names = "ipg"; + power-domains = <&pd IMX_SC_R_MIPI_0>; + fsl,channel = <0>; + fsl,num-irqs = <32>; + }; + + mipi0_lis_lpcg: clock-controller@56223000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x56223000 0x4>; + #clock-cells = <1>; + clocks = <&dsi_ipg_clk>; + clock-indices = ; + clock-output-names = "mipi0_lis_lpcg_ipg_clk"; + power-domains = <&pd IMX_SC_R_MIPI_0>; + }; + + mipi0_pwm_lpcg: clock-controller@5622300c { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5622300c 0x4>; + #clock-cells = <1>; + clocks = <&clk IMX_SC_R_MIPI_0_PWM_0 IMX_SC_PM_CLK_PER>, + <&dsi_ipg_clk>; + clock-indices = , ; + clock-output-names = "mipi0_pwm_lpcg_clk", + "mipi0_pwm_lpcg_ipg_clk"; + power-domains = <&pd IMX_SC_R_MIPI_0_PWM_0>; + }; + + mipi0_i2c0_lpcg_ipg_clk: clock-controller@56223014 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x56223014 0x4>; + #clock-cells = <1>; + clocks = <&mipi0_i2c0_lpcg_ipg_s_clk IMX_LPCG_CLK_0>; + clock-indices = ; + clock-output-names = "mipi0_i2c0_lpcg_ipg_clk"; + power-domains = <&pd IMX_SC_R_MIPI_0_I2C_0>; + }; + + mipi0_i2c0_lpcg_ipg_s_clk: clock-controller@56223018 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x56223018 0x4>; + #clock-cells = <1>; + clocks = <&dsi_ipg_clk>; + clock-indices = ; + clock-output-names = "mipi0_i2c0_lpcg_ipg_s_clk"; + power-domains = <&pd IMX_SC_R_MIPI_0_I2C_0>; + }; + + mipi0_i2c0_lpcg_clk: clock-controller@5622301c { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5622301c 0x4>; + #clock-cells = <1>; + clocks = <&clk IMX_SC_R_MIPI_0_I2C_0 IMX_SC_PM_CLK_MISC2>; + clock-indices = ; + clock-output-names = "mipi0_i2c0_lpcg_clk"; + power-domains = <&pd IMX_SC_R_MIPI_0_I2C_0>; + }; + + mipi0_i2c1_lpcg_ipg_clk: clock-controller@56223024 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x56223024 0x4>; + #clock-cells = <1>; + clocks = <&mipi0_i2c1_lpcg_ipg_s_clk IMX_LPCG_CLK_0>; + clock-indices = ; + clock-output-names = "mipi0_i2c1_lpcg_ipg_clk"; + power-domains = <&pd IMX_SC_R_MIPI_0_I2C_1>; + }; + + mipi0_i2c1_lpcg_clk: clock-controller@5622302c { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5622302c 0x4>; + #clock-cells = <1>; + clocks = <&clk IMX_SC_R_MIPI_0_I2C_1 IMX_SC_PM_CLK_MISC2>; + clock-indices = ; + clock-output-names = "mipi0_i2c1_lpcg_clk"; + power-domains = <&pd IMX_SC_R_MIPI_0_I2C_1>; + }; + + mipi0_i2c1_lpcg_ipg_s_clk: clock-controller@56223028 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x56223028 0x4>; + #clock-cells = <1>; + clocks = <&dsi_ipg_clk>; + clock-indices = ; + clock-output-names = "mipi0_i2c1_lpcg_ipg_s_clk"; + power-domains = <&pd IMX_SC_R_MIPI_0_I2C_1>; + }; + + pwm_mipi0: pwm@56224000 { + compatible = "fsl,imx8qxp-pwm", "fsl,imx27-pwm"; + reg = <0x56224000 0x1000>; + clocks = <&mipi0_pwm_lpcg IMX_LPCG_CLK_4>, + <&mipi0_pwm_lpcg IMX_LPCG_CLK_0>; + clock-names = "ipg", "per"; + assigned-clocks = <&clk IMX_SC_R_MIPI_0_PWM_0 IMX_SC_PM_CLK_PER>; + assigned-clock-rates = <24000000>; + #pwm-cells = <3>; + power-domains = <&pd IMX_SC_R_MIPI_0_PWM_0>; + status = "disabled"; + }; + + i2c0_mipi0: i2c@56226000 { + compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c"; + reg = <0x56226000 0x1000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = <8>; + clocks = <&mipi0_i2c0_lpcg_clk IMX_LPCG_CLK_0>, + <&mipi0_i2c0_lpcg_ipg_clk IMX_LPCG_CLK_0>; + clock-names = "per", "ipg"; + assigned-clocks = <&mipi0_i2c0_lpcg_clk IMX_LPCG_CLK_0>; + assigned-clock-rates = <24000000>; + power-domains = <&pd IMX_SC_R_MIPI_0_I2C_0>; + status = "disabled"; + }; +}; + diff --git a/arch/arm64/boot/dts/freescale/imx8-ss-mipi1.dtsi b/arch/arm64/boot/dts/freescale/imx8-ss-mipi1.dtsi new file mode 100644 index 0000000000000..5b1f08e412b24 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8-ss-mipi1.dtsi @@ -0,0 +1,138 @@ +// SPDX-License-Identifier: GPL-2.0-only and MIT + +/* + * Copyright 2024 NXP + */ + +mipi1_subsys: bus@57220000 { + compatible = "simple-bus"; + interrupt-parent = <&irqsteer_mipi1>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x57220000 0x0 0x57220000 0x10000>; + + irqsteer_mipi1: interrupt-controller@57220000 { + compatible = "fsl,imx8qm-irqsteer", "fsl,imx-irqsteer"; + reg = <0x57220000 0x1000>; + interrupts = ; + interrupt-controller; + interrupt-parent = <&gic>; + #interrupt-cells = <1>; + clocks = <&mipi1_lis_lpcg IMX_LPCG_CLK_0>; + clock-names = "ipg"; + power-domains = <&pd IMX_SC_R_MIPI_1>; + fsl,channel = <0>; + fsl,num-irqs = <32>; + }; + + mipi1_lis_lpcg: clock-controller@57223000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x57223000 0x4>; + #clock-cells = <1>; + clocks = <&dsi_ipg_clk>; + clock-indices = ; + clock-output-names = "mipi1_lis_lpcg_ipg_clk"; + power-domains = <&pd IMX_SC_R_MIPI_1>; + }; + + mipi1_pwm_lpcg: clock-controller@5722300c { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5722300c 0x4>; + #clock-cells = <1>; + clocks = <&clk IMX_SC_R_MIPI_1_PWM_0 IMX_SC_PM_CLK_PER>, + <&dsi_ipg_clk>; + clock-indices = , ; + clock-output-names = "mipi1_pwm_lpcg_clk", + "mipi1_pwm_lpcg_ipg_clk"; + power-domains = <&pd IMX_SC_R_MIPI_1_PWM_0>; + }; + + mipi1_i2c0_lpcg_clk: clock-controller@5722301c { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5722301c 0x4>; + #clock-cells = <1>; + clocks = <&clk IMX_SC_R_MIPI_1_I2C_0 IMX_SC_PM_CLK_MISC2>; + clock-indices = ; + clock-output-names = "mipi1_i2c0_lpcg_clk"; + power-domains = <&pd IMX_SC_R_MIPI_1_I2C_0>; + }; + + mipi1_i2c0_lpcg_ipg_clk: clock-controller@57223014 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x57223014 0x4>; + #clock-cells = <1>; + clocks = <&mipi1_i2c0_lpcg_ipg_s_clk IMX_LPCG_CLK_0>; + clock-indices = ; + clock-output-names = "mipi1_i2c0_lpcg_ipg_clk"; + power-domains = <&pd IMX_SC_R_MIPI_1_I2C_0>; + }; + + mipi1_i2c0_lpcg_ipg_s_clk: clock-controller@57223018 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x57223018 0x4>; + #clock-cells = <1>; + clocks = <&dsi_ipg_clk>; + clock-indices = ; + clock-output-names = "mipi1_i2c0_lpcg_ipg_s_clk"; + power-domains = <&pd IMX_SC_R_MIPI_1_I2C_0>; + }; + + mipi1_i2c1_lpcg_ipg_clk: clock-controller@57223024 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x57223024 0x4>; + #clock-cells = <1>; + clocks = <&mipi1_i2c1_lpcg_ipg_s_clk IMX_LPCG_CLK_0>; + clock-indices = ; + clock-output-names = "mipi1_i2c1_lpcg_ipg_clk"; + power-domains = <&pd IMX_SC_R_MIPI_1_I2C_1>; + }; + + mipi1_i2c1_lpcg_ipg_s_clk: clock-controller@57223028 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x57223028 0x4>; + #clock-cells = <1>; + clocks = <&dsi_ipg_clk>; + clock-indices = ; + clock-output-names = "mipi1_i2c1_lpcg_ipg_s_clk"; + power-domains = <&pd IMX_SC_R_MIPI_1_I2C_1>; + }; + + mipi1_i2c1_lpcg_clk: clock-controller@5722302c { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5722302c 0x4>; + #clock-cells = <1>; + clocks = <&clk IMX_SC_R_MIPI_1_I2C_1 IMX_SC_PM_CLK_MISC2>; + clock-indices = ; + clock-output-names = "mipi1_i2c1_lpcg_clk"; + power-domains = <&pd IMX_SC_R_MIPI_1_I2C_1>; + }; + + pwm_mipi1: pwm@57224000 { + compatible = "fsl,imx8qxp-pwm", "fsl,imx27-pwm"; + reg = <0x57224000 0x1000>; + clocks = <&mipi1_pwm_lpcg IMX_LPCG_CLK_4>, + <&mipi1_pwm_lpcg IMX_LPCG_CLK_0>; + clock-names = "ipg", "per"; + assigned-clocks = <&clk IMX_SC_R_MIPI_1_PWM_0 IMX_SC_PM_CLK_PER>; + assigned-clock-rates = <24000000>; + #pwm-cells = <3>; + power-domains = <&pd IMX_SC_R_MIPI_1_PWM_0>; + status = "disabled"; + }; + + i2c0_mipi1: i2c@57226000 { + compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c"; + reg = <0x57226000 0x1000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = <8>; + interrupt-parent = <&irqsteer_mipi1>; + clocks = <&mipi1_i2c0_lpcg_clk IMX_LPCG_CLK_0>, + <&mipi1_i2c0_lpcg_ipg_clk IMX_LPCG_CLK_0>; + clock-names = "per", "ipg"; + assigned-clocks = <&mipi1_i2c0_lpcg_clk IMX_LPCG_CLK_0>; + assigned-clock-rates = <24000000>; + power-domains = <&pd IMX_SC_R_MIPI_1_I2C_0>; + status = "disabled"; + }; +};