From patchwork Wed Jul 3 16:49:39 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Frank Li X-Patchwork-Id: 13722586 Received: from EUR05-AM6-obe.outbound.protection.outlook.com (mail-am6eur05on2043.outbound.protection.outlook.com [40.107.22.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 668AD17E907 for ; Wed, 3 Jul 2024 16:50:01 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.22.43 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1720025403; cv=fail; b=nkD37eS2NobQhMr/tqvg5z8hwY0eVTAuEvUf7a7QAZ5h6WRPKaxo8TIGJG0JK6GcFXGbMgPmyGiTRqq/36YOpzkosbJHlWrUfHggwn7fuDFGFNaxMpWLsrClGIm/s0BjHuvGEzlel/6vgg1ku9fkhlBFeB7H3cXCWluLiLPdOvQ= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1720025403; c=relaxed/simple; bh=9o7LrG3vFDsB62dKj0c6GGLuTwt20y29eBBOrzQLYyI=; h=From:Date:Subject:Content-Type:Message-Id:References:In-Reply-To: To:Cc:MIME-Version; b=Z5Gv4bZxitL0+68p9pNHCYyhbJ2N2ZqAloaTrN/JX3tsu9frEC75WAjZSPVm6hr6GmJ9Uk2nR5x05nwqP58ixkRAJRbvKIbugq2kXBO2e7ayhAxvXQo3i/6N4Dikqh1d8xWEQpKdNPqGsBCyIlhZ+g+xYmsn/+jerph8Ib/vkWg= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com; spf=pass smtp.mailfrom=nxp.com; dkim=pass (1024-bit key) header.d=nxp.com header.i=@nxp.com header.b=djUMs2VI; arc=fail smtp.client-ip=40.107.22.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=nxp.com header.i=@nxp.com header.b="djUMs2VI" ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=SsDd10l03GEJmy3ToiOfCEMQONFewzKp2uM5q8SKacNdilADSNKVKg/zg5EwGTLrUijMMAYU+LCzTuKeywkMF8Ow37kXpOCy9YEONm66PQ+u9hufI19QyR7IwXa0lTytoUuycJa8B7iMH9vz8fiTZRtoDbrTDjrmFwbv20gqy9daeAOh+On/WedzeNoC3GT4OdPZxl3FkeXpZHExTNw1Xe+obbW2iwZnvEb7f3A+cYMAs6LtxReHGztmThL2U7dqnz1T1laa7j8xZq+PNE7d3JKFWrEgEMJ5iYnAxlV8wsnc0HqPhA/t/2cndcCTf/5yWdcsimUArxlSLIG7ckDavQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Qpj1mjy4rcLRR9nihAqAxbDHcUQzuw0q1X+ib63Xr6M=; b=MVDuhglRUMa8riUlI5uuoH0S0OeuN3IBJbzAOvfZbr8huU3mnzbyRBfNapncrAJEwWmk+YLJ4iWS4hwvxvzoPoPCyQvZIA2oV40MiMM/wy9NH2o0zL50S7fL6r02Wjk2sq/AF46QDSDtzraxRN8mh4y5AlHbGpZWbLOiaCYM82eGULKfNse3q7Xu3rUhzUXoEDPYxy/6vxs1ZyVS2iceEp793L308KqTgUMmpOkQhHyJRi2RWRnq8/r4AHsbMuvb0WCu1W/jTQBWlYPl2BekBrLi2RpLCRXvtVztTAabkg0h94TfFbXTPinQt0YH8gz9ZQh5foQumttLZ2D7HuJ0mQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Qpj1mjy4rcLRR9nihAqAxbDHcUQzuw0q1X+ib63Xr6M=; b=djUMs2VIgYsP4F0glUOL0RMz/uhDwayn1yllrQXA1gu/kbqvhZyPHNIqkzvU5waT2NN8Y5NgkKM/t0B3GDs5KyxtL4f4Zn8G67Rp0cbyhJXtdvpcbOroKJB4yqog5nW4XgLkoAnWCWYHEY4BsTYr1Ycca5bGBR7wB7wb/5zOo2o= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from PAXPR04MB9642.eurprd04.prod.outlook.com (2603:10a6:102:240::14) by PA1PR04MB10628.eurprd04.prod.outlook.com (2603:10a6:102:490::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7741.25; Wed, 3 Jul 2024 16:49:59 +0000 Received: from PAXPR04MB9642.eurprd04.prod.outlook.com ([fe80::9126:a61e:341d:4b06]) by PAXPR04MB9642.eurprd04.prod.outlook.com ([fe80::9126:a61e:341d:4b06%2]) with mapi id 15.20.7719.029; Wed, 3 Jul 2024 16:49:59 +0000 From: Frank Li Date: Wed, 03 Jul 2024 12:49:39 -0400 Subject: [PATCH 1/2] dt-bindings: soc: fsl: cpm_qe: convert to yaml format Message-Id: <20240703-ls_qe_warning-v1-1-7fe4af5b0bb0@nxp.com> References: <20240703-ls_qe_warning-v1-0-7fe4af5b0bb0@nxp.com> In-Reply-To: <20240703-ls_qe_warning-v1-0-7fe4af5b0bb0@nxp.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Shawn Guo Cc: linuxppc-dev@lists.ozlabs.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, imx@lists.linux.dev, Frank Li X-Mailer: b4 0.13-dev-e586c X-Developer-Signature: v=1; a=ed25519-sha256; t=1720025393; l=20039; i=Frank.Li@nxp.com; s=20240130; h=from:subject:message-id; bh=9o7LrG3vFDsB62dKj0c6GGLuTwt20y29eBBOrzQLYyI=; b=zOOqtv/c8jB+sb1DPVFX4LHyPX2oc9T9NE6GuWXzpPO8y9X6uV/b7tvCvKra2tGh75it94dsK SZSd975h7j0BRdMDt1xVBtJ2+Wj9DLCZWc1xqSBWCMVNxMQ1sV0ZQ71 X-Developer-Key: i=Frank.Li@nxp.com; a=ed25519; pk=I0L1sDUfPxpAkRvPKy7MdauTuSENRq+DnA+G4qcS94Q= X-ClientProxiedBy: BY5PR17CA0010.namprd17.prod.outlook.com (2603:10b6:a03:1b8::23) To PAXPR04MB9642.eurprd04.prod.outlook.com (2603:10a6:102:240::14) Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: PAXPR04MB9642:EE_|PA1PR04MB10628:EE_ X-MS-Office365-Filtering-Correlation-Id: e4a2a2d1-9894-4d7b-2ed0-08dc9b802ccf X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|52116014|1800799024|376014|366016|38350700014; X-Microsoft-Antispam-Message-Info: =?utf-8?q?gwfmVNlsXeQHvGeFalEiWaOcjgn3N6R?= =?utf-8?q?/4SKbvlwSlS4q+MH+qAESK2UtDsgoJNxwXVRvBxb6VWfvET3Z4s2A2pOuUoULdbRV?= =?utf-8?q?b04X0G09laj24MF7ZOnx3uyJ72miCsEol7XPprqR6+Tpkx3nQDymKKlwsCJ3kZBQt?= =?utf-8?q?3q8470b5az31KvAasxsC3HDF/Arj0fkHdSP78NTDbz4tA1F83taOb+1KrgPWR6XR+?= =?utf-8?q?m5Amu6Fcb/UyB65A+e8zrXDA+PvrbaxLQlCJu14r9x9FwoRWN/LCxvDKpAbTiIsJo?= =?utf-8?q?IaGcNdKOeamAmKM2m1VydCszm50V6rhKIws2BzOSAF/noFSsiKGnBAuLXqc9Y9U9Y?= =?utf-8?q?jSLg2dzXueQFNGzZ3A7dAeLSLWuZ64eIFQ0rgXX32xJO7D0L1kfGWFySFQS2QAcVQ?= =?utf-8?q?42JmgmOsNTtWyUEsMGXodr3i5NZZ5oc4DTUtqLS6ctD63Uaf3oamv+QxGnwHnmBHJ?= =?utf-8?q?Jlyks4Zg+IWxdmx00VmISceWpbcK+pBMKEv7oF2wDUl6fJ1DEnndVS4GDoNtpTqkI?= =?utf-8?q?SNzR7xV642sdCT0cBjAMF1+S1tVsQxv/GJQn4JSsXu3ONgDx5QAL329YIvi8ZFbZA?= =?utf-8?q?4/bSFis5pZyoFGL/XfQ+pbLeMePrTlnvYE4+WGtROpu9JEov6CJEubmUPh99aPh86?= =?utf-8?q?8dPU+NMhPufX6Q0kNpQ6Os7I4SVeU81rrMZcsJ3kwitG/6I76AyUhntC8n5Duj9nq?= =?utf-8?q?DCY0eVBqqzAaGeIQBAFkv7uGtAUVbCoGhLIKYq2DqiqiNTeXOFsr25CZbXN9Q2G7Q?= =?utf-8?q?XjdJ5MgQKYxoPWLVAaF2liksc5j62u5wfUUIhEVDOV1feJrfhQHJCxDDlYz5fIg9w?= =?utf-8?q?iKteByc/dRbjRm270O5xiqj7oampAj7Wru1tSoSw2+dM2i/ezmFntzTl8Ac09Kx2W?= =?utf-8?q?BulK0abi3zQq3KLeD9Qo6b9Z0ebQAh6KKJFKWRgjDVQ7bJ2KlpMA6EbSsRtSM34mZ?= =?utf-8?q?NsxmG48NdKzGXd5HA7Ov6/Fm2FdHoJsLQcFN1t208PTB8xhN7v2x1mvlAkJ9oLUYE?= =?utf-8?q?Ye5pqQEBE7CDV0KWQweTI7fKDP3UBaMOSFgw/MCPycaOLciY9qCTWDDnJLTATRhZA?= =?utf-8?q?xD7IAm+qAtOD5DHrFYTRTUYTVwJrHTNXQOlr4jbw1YwK1H5I9h7QUKXE51CDYnxWL?= =?utf-8?q?8yugjU4iMWKo5ecAwPVlAbiinCixos13UNLoe00QAOUd/Si0At3GXOhky0U4KQo3u?= =?utf-8?q?+g1Zm8x12kydwgh6xKtziIAfbSj4pf+e66C6McuvahpGaCfaGDP1trsKOM8LIFKEg?= =?utf-8?q?MMCzPWRUc/O799PRqa81v6yXblKyT5wYXzg=3D=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR04MB9642.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(52116014)(1800799024)(376014)(366016)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?X541q/QD0Sq9do9h00EGxG/Nr48Z?= =?utf-8?q?iBLF7n2YCQpDhKU5rJC/Qoy3s54jz30vO76B1t+66Zsrg4O5s11dppb6Jsu78UcxQ?= =?utf-8?q?wCSWbPBQ82X3vYxyWQz4xwfLlCpsk6Qn4q6ab2Cmjjpoy8kDJKuFt/wqWLB94BeEY?= =?utf-8?q?oaxI6fPFq0MxtNdumRpC6LISYY7yd1EQhZDDAkGysMvys+ZfXj7nlTRhNkkdaiIok?= =?utf-8?q?d0/zlfyEUMiyGQqONJQLtemESNrPvIHV5/NU2pyteX9A3zE4pXxmzvUCx54LkYOnt?= =?utf-8?q?XvhjBFmO91T/G6g2z4LH6t7N/kTQHkhFir687MMNSirvRMyia/5ZMAqByoZsuiSl9?= =?utf-8?q?PoGKgYUjt2tKfw2ZOSALL8WK3p89bG9UGTyfZ1IDMc9LErZNO8wNcnWBSYxF2eUkb?= =?utf-8?q?yjbx8apbGUPR51h/3AwsyVJmH8kuWy/wTLaVnXw/VtCsFHfeVuVeTi45/qh2RaQKA?= =?utf-8?q?L++yjmTNeyFLVN7jazb+OJtYipxAMwFM4X5VhmZGeWqG6sQbDKqUlkB9JZxgs7lX1?= =?utf-8?q?rFCn4TKakMPe/WiYane5vu+HloHJ7WfA+lZcFjyFTjO+RaEvpe/2b05hNg7KS2RGQ?= =?utf-8?q?wVHfiCA67xLyY67gOmeFsQ+QZqsnwP0rpy/uqn0CMwo7E133ULxt8UCld9MXfF4Mj?= =?utf-8?q?PWtrCWMGBdc1gMNkF2NBHmPxRM1eXyrmR0wYS2YMiPtrY+z+gJhfWIJDWRxCGn+Zm?= =?utf-8?q?SrzyU1EeMDm7ifErE59s1NBACDlM9oyMymuPHEuE0uo3BrVt5e96A86oNpVqUx2i4?= =?utf-8?q?fJmYfdhWnllAXBCQu9+Q3DkInWeD+pk5n26uR5Pq5PQRBIpwg6x9nTPvuvM+65Xgk?= =?utf-8?q?cB6hhK3nGGmdZLfbV5gI8ryDUUXhIEzhK2XMQXG0bsJClyTemVZvPOj5unSRY47EB?= =?utf-8?q?gNaZtweWDjtHhNRZLBAthmGV+TXU0erkYhrT5jlzbBlGAIIGX7cRnlzanYsYR+8fo?= =?utf-8?q?LVcr1oww++t83cu1qnK7p9ntQueCif1kJ9v/djSdw2btaDVbAY7CZEyuCYQYQ0bNP?= =?utf-8?q?dljVvZlg2MIia96Cj28qA4hU8AsheuDvDsBBuLmzlILWa4rrADc3P93mzyuTrT44m?= =?utf-8?q?NMA271HjL3URIiAoBMQf7n8G2TJoqwhn0ttlQ6wS5ka+fOnb6+VF/jClICOkMVfAj?= =?utf-8?q?PSbZvSzr/ZIZxTo7woyZJKemaSPtwU3YN0ExXHQxMFvQGFz/gLHra+GNPf/oRhn19?= =?utf-8?q?Bx3Smi9U55xrjXNp6pmBGIN1kg57ZF4MvUBeuQ8i/GSK+iEaPVBZK6nAplY2lw2Wb?= =?utf-8?q?//AwGKjP0VrSLYhyhhtrl0ay8WpMO1HlE6Lantn5PkWlVd+qmGzCFmq70LMqGnsCs?= =?utf-8?q?OMTgNdXM1IHHqpbOBnyACmp0Zw9Y3rLQjRE5bb9z+JNr3M0WLULe/PNnuKunT9X03?= =?utf-8?q?H4VJJmik5iuD+D+gHSMzVNDQb5Sq3kP5eg+dzF4lAphqQGw1Z+dmhrWAXiw8x64q6?= =?utf-8?q?XC4XmlUZSPMu1jkBc2KD6qIysKiEh8vWk6ZraFadZmr6P+oe5knNp4z+31Uev3sb7?= =?utf-8?q?AziKAWIAIAIg?= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: e4a2a2d1-9894-4d7b-2ed0-08dc9b802ccf X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 03 Jul 2024 16:49:59.0509 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: oQeRiy3shgB6UDnnpC6aC8gIsbWthbt/VxLDP8y9irEAJhbmNOMPXyeI4RUSlhi5o+7kWppy9wl5JPsZg95GhQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: PA1PR04MB10628 Convert binding doc qe.txt to yaml format. Split it to fsl,qe-firmware.yaml, fsl,qe-ic.yaml, fsl,qe-muram.yaml, fsl,qe-si.yaml fsl,qe-siram.yaml, fsl,qe.yaml. Additional Changes: - Fix error in example. - Change to low case for hex value. - Remove fsl,qe-num-riscs and fsl,qe-snums from required list. - Add #address-cell and #size-cell. - Add interrupts description for qe-ic. - Add compatible string fsl,ls1043-qe-si for fsl,qe-si.yaml - Add compatible string fsl,ls1043-qe-siram for fsl,qe-siram.yaml - Add child node for fsl,qe.yaml Fix below warning: arch/arm64/boot/dts/freescale/fsl-ls1043a-rdb.dtb: /soc/uqe@2400000/muram@10000: failed to match any schema with compatible: ['fsl,qe-muram', 'fsl,cpm-muram'] arch/arm64/boot/dts/freescale/fsl-ls1043a-rdb.dtb: /soc/uqe@2400000/muram@10000: failed to match any schema with compatible: ['fsl,qe-muram', 'fsl,cpm-muram'] arch/arm64/boot/dts/freescale/fsl-ls1043a-rdb.dtb: /soc/uqe@2400000/muram@10000/data-only@0: failed to match any schema with compatible: ['fsl,qe-muram-data', 'fsl,cpm-muram-data'] arch/arm64/boot/dts/freescale/fsl-ls1043a-qds.dtb: /soc/uqe@2400000: failed to match any schema with compatible: ['fsl,qe', 'simple-bus'] arch/arm64/boot/dts/freescale/fsl-ls1043a-rdb.dtb: /soc/uqe@2400000/muram@10000/data-only@0: failed to match any schema with compatible: ['fsl,qe-muram-data', 'fsl,cpm-muram-data'] arch/arm64/boot/dts/freescale/fsl-ls1043a-qds.dtb: /soc/uqe@2400000/qeic@80: failed to match any schema with compatible: ['fsl,qe-ic'] Signed-off-by: Frank Li --- .../bindings/soc/fsl/cpm_qe/fsl,qe-firmware.yaml | 48 ++++++ .../bindings/soc/fsl/cpm_qe/fsl,qe-ic.yaml | 47 ++++++ .../bindings/soc/fsl/cpm_qe/fsl,qe-muram.yaml | 71 ++++++++ .../bindings/soc/fsl/cpm_qe/fsl,qe-si.yaml | 40 +++++ .../bindings/soc/fsl/cpm_qe/fsl,qe-siram.yaml | 39 +++++ .../devicetree/bindings/soc/fsl/cpm_qe/fsl,qe.yaml | 148 +++++++++++++++++ .../devicetree/bindings/soc/fsl/cpm_qe/qe.txt | 178 --------------------- 7 files changed, 393 insertions(+), 178 deletions(-) diff --git a/Documentation/devicetree/bindings/soc/fsl/cpm_qe/fsl,qe-firmware.yaml b/Documentation/devicetree/bindings/soc/fsl/cpm_qe/fsl,qe-firmware.yaml new file mode 100644 index 0000000000000..53b07d4edc773 --- /dev/null +++ b/Documentation/devicetree/bindings/soc/fsl/cpm_qe/fsl,qe-firmware.yaml @@ -0,0 +1,48 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/soc/fsl/cpm_qe/fsl,qe-firmware.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Freescale QUICC Engine module Firmware Node + +maintainers: + - Frank Li + +description: | + This node defines a firmware binary that is embedded in the device tree, for + the purpose of passing the firmware from bootloader to the kernel, or from + the hypervisor to the guest. + + The firmware node itself contains the firmware binary contents, a compatible + property, and any firmware-specific properties. The node should be placed + inside a QE node that needs it. Doing so eliminates the need for a + fsl,firmware-phandle property. Other QE nodes that need the same firmware + should define an fsl,firmware-phandle property that points to the firmware node + in the first QE node. + + The fsl,firmware property can be specified in the DTS (possibly using incbin) + or can be inserted by the boot loader at boot time. + +properties: + compatible: + enum: + - fsl,qe-firmware + + fsl,firmware: + $ref: /schemas/types.yaml#/definitions/uint8-array + description: + A standard property. This property contains the firmware binary "blob". + +required: + - compatible + - fsl,firmware + +additionalProperties: false + +examples: + - | + qe-firmware { + compatible = "fsl,qe-firmware"; + fsl,firmware = <0x70 0xcd 0x00 0x00 0x01 0x46 0x45>; + }; diff --git a/Documentation/devicetree/bindings/soc/fsl/cpm_qe/fsl,qe-ic.yaml b/Documentation/devicetree/bindings/soc/fsl/cpm_qe/fsl,qe-ic.yaml new file mode 100644 index 0000000000000..8267ad00727b1 --- /dev/null +++ b/Documentation/devicetree/bindings/soc/fsl/cpm_qe/fsl,qe-ic.yaml @@ -0,0 +1,47 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/soc/fsl/cpm_qe/fsl,qe-ic.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Freescale QUICC Engine module Interrupt Controller (IC) + +maintainers: + - Frank Li + +properties: + compatible: + const: fsl,qe-ic + + reg: + maxItems: 1 + + interrupts: + items: + - description: QE interrupt + - description: QE critical + - description: QE error + minItems: 1 + + interrupt-controller: true + + "#interrupt-cells": + const: 1 + +required: + - compatible + - reg + - interrupt-controller + - "#interrupt-cells" + +additionalProperties: false + +examples: + - | + interrupt-controller@80 { + compatible = "fsl,qe-ic"; + reg = <0x80 0x80>; + #interrupt-cells = <1>; + interrupt-controller; + interrupts = <95 2 0 0 94 2 0 0>; + }; diff --git a/Documentation/devicetree/bindings/soc/fsl/cpm_qe/fsl,qe-muram.yaml b/Documentation/devicetree/bindings/soc/fsl/cpm_qe/fsl,qe-muram.yaml new file mode 100644 index 0000000000000..cf0f38dbbe0da --- /dev/null +++ b/Documentation/devicetree/bindings/soc/fsl/cpm_qe/fsl,qe-muram.yaml @@ -0,0 +1,71 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/soc/fsl/cpm_qe/fsl,qe-muram.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Freescale QUICC Engine Multi-User RAM (MURAM) + +maintainers: + - Frank Li + +description: Multi-User RAM (MURAM) + +properties: + compatible: + items: + - const: fsl,qe-muram + - const: fsl,cpm-muram + + ranges: + maxItems: 1 + + "#address-cells": + const: 1 + + "#size-cells": + const: 1 + + mode: + $ref: /schemas/types.yaml#/definitions/string + enum: [host, slave] + + +patternProperties: + '^data\-only@[a-f0-9]+$': + type: object + properties: + compatible: + items: + - const: fsl,qe-muram-data + - const: fsl,cpm-muram-data + + reg: + maxItems: 1 + + required: + - compatible + - reg + + additionalProperties: false + +required: + - compatible + - ranges + +additionalProperties: false + +examples: + - | + muram@10000 { + compatible = "fsl,qe-muram", "fsl,cpm-muram"; + ranges = <0 0x00010000 0x0000c000>; + #address-cells = <1>; + #size-cells = <1>; + + data-only@0{ + compatible = "fsl,qe-muram-data", + "fsl,cpm-muram-data"; + reg = <0 0xc000>; + }; + }; diff --git a/Documentation/devicetree/bindings/soc/fsl/cpm_qe/fsl,qe-si.yaml b/Documentation/devicetree/bindings/soc/fsl/cpm_qe/fsl,qe-si.yaml new file mode 100644 index 0000000000000..8e58ab58c0633 --- /dev/null +++ b/Documentation/devicetree/bindings/soc/fsl/cpm_qe/fsl,qe-si.yaml @@ -0,0 +1,40 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/soc/fsl/cpm_qe/fsl,qe-si.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Freescale QUICC Engine module Serial Interface Block (SI) + +maintainers: + - Frank Li + +description: + The SI manages the routing of eight TDM lines to the QE block serial drivers, + the MCC and the UCCs, for receive and transmit. + +properties: + compatible: + oneOf: + - items: + - enum: + - fsl,ls1043-qe-si + - const: fsl,t1040-qe-si + - enum: + - fsl,t1040-qe-si + + reg: + maxItems: 1 + +required: + - compatible + - reg + +additionalProperties: false + +examples: + - | + si@700 { + compatible = "fsl,t1040-qe-si"; + reg = <0x700 0x80>; + }; diff --git a/Documentation/devicetree/bindings/soc/fsl/cpm_qe/fsl,qe-siram.yaml b/Documentation/devicetree/bindings/soc/fsl/cpm_qe/fsl,qe-siram.yaml new file mode 100644 index 0000000000000..cc4ed48d786c5 --- /dev/null +++ b/Documentation/devicetree/bindings/soc/fsl/cpm_qe/fsl,qe-siram.yaml @@ -0,0 +1,39 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/soc/fsl/cpm_qe/fsl,qe-siram.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Freescale QUICC Engine module Serial Interface Block RAM(SIRAM) + +maintainers: + - Frank Li + +description: + store the routing entries of SI + +properties: + compatible: + oneOf: + - items: + - enum: + - fsl,ls1043-qe-siram + - const: fsl,t1040-qe-siram + - const: fsl,t1040-qe-siram + + reg: + maxItems: 1 + +required: + - compatible + - reg + +additionalProperties: false + +examples: + - | + siram@1000 { + compatible = "fsl,t1040-qe-siram"; + reg = <0x1000 0x800>; + }; + diff --git a/Documentation/devicetree/bindings/soc/fsl/cpm_qe/fsl,qe.yaml b/Documentation/devicetree/bindings/soc/fsl/cpm_qe/fsl,qe.yaml new file mode 100644 index 0000000000000..89cdf5e1d0a8d --- /dev/null +++ b/Documentation/devicetree/bindings/soc/fsl/cpm_qe/fsl,qe.yaml @@ -0,0 +1,148 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/soc/fsl/cpm_qe/fsl,qe.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Freescale QUICC Engine module (QE) + +maintainers: + - Frank Li + +description: | + This represents qe module that is installed on PowerQUICC II Pro. + + NOTE: This is an interim binding; it should be updated to fit + in with the CPM binding later in this document. + + Basically, it is a bus of devices, that could act more or less + as a complete entity (UCC, USB etc ). All of them should be siblings on + the "root" qe node, using the common properties from there. + The description below applies to the qe of MPC8360 and + more nodes and properties would be extended in the future. + +properties: + compatible: + items: + - const: fsl,qe + - const: simple-bus + + reg: + maxItems: 1 + + ranges: + maxItems: 1 + + model: + $ref: /schemas/types.yaml#/definitions/string + enum: [QE, CPM, CPM2] + + bus-frequency: + $ref: /schemas/types.yaml#/definitions/uint32 + description: the clock frequency for QUICC Engine. + + fsl,qe-num-riscs: + $ref: /schemas/types.yaml#/definitions/uint32 + description: define how many RISC engines the QE has. + + fsl,qe-snums: + $ref: /schemas/types.yaml#/definitions/uint8-array + maxItems: 28 + description: + defining the array of serial number (SNUM) values for the virtual + threads. + + fsl,firmware-phandle: + $ref: /schemas/types.yaml#/definitions/phandle + description: | + required only if there is no fsl,qe-firmware child node + + Points to a firmware node (see "QE Firmware Node" below) + that contains the firmware that should be uploaded for this QE. + The compatible property for the firmware node should say, + "fsl,qe-firmware". + + brg-frequency: + $ref: /schemas/types.yaml#/definitions/uint32 + description: + the internal clock source frequency for baud-rate + generators in Hz. + + fsl,qe-num-snums: + $ref: /schemas/types.yaml#/definitions/uint32 + deprecated: true + description: | + define how many serial number(SNUM) the QE can use + for the threads. Use fsl,qe-snums instead to not only specify the + number of snums, but also their values. + +patternProperties: + '^muram@[a-f0-9]+$': + $ref: fsl,qe-muram.yaml + + '^interrupt-controller@[a-f0-9]+$': + $ref: fsl,qe-ic.yaml + + '^si@[a-f0-9]+$': + $ref: fsl,qe-si.yaml + + '^siram@[a-f0-9]+$': + $ref: fsl,qe-siram.yaml + +required: + - compatible + - reg + - bus-frequency + +allOf: + - $ref: /schemas/simple-bus.yaml# + +unevaluatedProperties: false + +examples: + - | + qe-bus@e0100000 { + compatible = "fsl,qe", "simple-bus"; + reg = <0xe0100000 0x480>; + ranges = <0 0xe0100000 0x00100000>; + #address-cells = <1>; + #size-cells = <1>; + brg-frequency = <0>; + bus-frequency = <0x179a7b00>; + fsl,qe-snums = /bits/ 8 < + 0x04 0x05 0x0c 0x0d 0x14 0x15 0x1c 0x1d + 0x24 0x25 0x2c 0x2d 0x34 0x35 0x88 0x89 + 0x98 0x99 0xa8 0xa9 0xb8 0xb9 0xc8 0xc9 + 0xd8 0xd9 0xe8 0xe9>; + + interrupt-controller@80 { + compatible = "fsl,qe-ic"; + reg = <0x80 0x80>; + #interrupt-cells = <1>; + interrupt-controller; + interrupts = <95 2 0 0 94 2 0 0>; + }; + + si@700 { + compatible = "fsl,t1040-qe-si"; + reg = <0x700 0x80>; + }; + + siram@1000 { + compatible = "fsl,t1040-qe-siram"; + reg = <0x1000 0x800>; + }; + + muram@10000 { + compatible = "fsl,qe-muram", "fsl,cpm-muram"; + ranges = <0 0x00010000 0x0000c000>; + #address-cells = <1>; + #size-cells = <1>; + + data-only@0{ + compatible = "fsl,qe-muram-data", + "fsl,cpm-muram-data"; + reg = <0 0xc000>; + }; + }; + }; diff --git a/Documentation/devicetree/bindings/soc/fsl/cpm_qe/qe.txt b/Documentation/devicetree/bindings/soc/fsl/cpm_qe/qe.txt deleted file mode 100644 index 05ec2a838c54b..0000000000000 --- a/Documentation/devicetree/bindings/soc/fsl/cpm_qe/qe.txt +++ /dev/null @@ -1,178 +0,0 @@ -* Freescale QUICC Engine module (QE) -This represents qe module that is installed on PowerQUICC II Pro. - -NOTE: This is an interim binding; it should be updated to fit -in with the CPM binding later in this document. - -Basically, it is a bus of devices, that could act more or less -as a complete entity (UCC, USB etc ). All of them should be siblings on -the "root" qe node, using the common properties from there. -The description below applies to the qe of MPC8360 and -more nodes and properties would be extended in the future. - -i) Root QE device - -Required properties: -- compatible : should be "fsl,qe"; -- model : precise model of the QE, Can be "QE", "CPM", or "CPM2" -- reg : offset and length of the device registers. -- bus-frequency : the clock frequency for QUICC Engine. -- fsl,qe-num-riscs: define how many RISC engines the QE has. -- fsl,qe-snums: This property has to be specified as '/bits/ 8' value, - defining the array of serial number (SNUM) values for the virtual - threads. - -Optional properties: -- fsl,firmware-phandle: - Usage: required only if there is no fsl,qe-firmware child node - Value type: - Definition: Points to a firmware node (see "QE Firmware Node" below) - that contains the firmware that should be uploaded for this QE. - The compatible property for the firmware node should say, - "fsl,qe-firmware". - -Recommended properties -- brg-frequency : the internal clock source frequency for baud-rate - generators in Hz. - -Deprecated properties -- fsl,qe-num-snums: define how many serial number(SNUM) the QE can use - for the threads. Use fsl,qe-snums instead to not only specify the - number of snums, but also their values. - -Example: - qe@e0100000 { - #address-cells = <1>; - #size-cells = <1>; - #interrupt-cells = <2>; - compatible = "fsl,qe"; - ranges = <0 e0100000 00100000>; - reg = ; - brg-frequency = <0>; - bus-frequency = <179A7B00>; - fsl,qe-snums = /bits/ 8 < - 0x04 0x05 0x0C 0x0D 0x14 0x15 0x1C 0x1D - 0x24 0x25 0x2C 0x2D 0x34 0x35 0x88 0x89 - 0x98 0x99 0xA8 0xA9 0xB8 0xB9 0xC8 0xC9 - 0xD8 0xD9 0xE8 0xE9>; - } - -* Multi-User RAM (MURAM) - -Required properties: -- compatible : should be "fsl,qe-muram", "fsl,cpm-muram". -- mode : the could be "host" or "slave". -- ranges : Should be defined as specified in 1) to describe the - translation of MURAM addresses. -- data-only : sub-node which defines the address area under MURAM - bus that can be allocated as data/parameter - -Example: - - muram@10000 { - compatible = "fsl,qe-muram", "fsl,cpm-muram"; - ranges = <0 00010000 0000c000>; - - data-only@0{ - compatible = "fsl,qe-muram-data", - "fsl,cpm-muram-data"; - reg = <0 c000>; - }; - }; - -* Interrupt Controller (IC) - -Required properties: -- compatible : should be "fsl,qe-ic". -- reg : Address range of IC register set. -- interrupts : interrupts generated by the device. -- interrupt-controller : this device is a interrupt controller. - -Example: - - qeic: interrupt-controller@80 { - interrupt-controller; - compatible = "fsl,qe-ic"; - #address-cells = <0>; - #interrupt-cells = <1>; - reg = <0x80 0x80>; - interrupts = <95 2 0 0 94 2 0 0>; - }; - -* Serial Interface Block (SI) - -The SI manages the routing of eight TDM lines to the QE block serial drivers -, the MCC and the UCCs, for receive and transmit. - -Required properties: -- compatible : must be "fsl,-qe-si". For t1040, must contain - "fsl,t1040-qe-si". -- reg : Address range of SI register set. - -Example: - - si1: si@700 { - compatible = "fsl,t1040-qe-si"; - reg = <0x700 0x80>; - }; - -* Serial Interface Block RAM(SIRAM) - -store the routing entries of SI - -Required properties: -- compatible : should be "fsl,-qe-siram". For t1040, must contain - "fsl,t1040-qe-siram". -- reg : Address range of SI RAM. - -Example: - - siram1: siram@1000 { - compatible = "fsl,t1040-qe-siram"; - reg = <0x1000 0x800>; - }; - -* QE Firmware Node - -This node defines a firmware binary that is embedded in the device tree, for -the purpose of passing the firmware from bootloader to the kernel, or from -the hypervisor to the guest. - -The firmware node itself contains the firmware binary contents, a compatible -property, and any firmware-specific properties. The node should be placed -inside a QE node that needs it. Doing so eliminates the need for a -fsl,firmware-phandle property. Other QE nodes that need the same firmware -should define an fsl,firmware-phandle property that points to the firmware node -in the first QE node. - -The fsl,firmware property can be specified in the DTS (possibly using incbin) -or can be inserted by the boot loader at boot time. - -Required properties: - - compatible - Usage: required - Value type: - Definition: A standard property. Specify a string that indicates what - kind of firmware it is. For QE, this should be "fsl,qe-firmware". - - - fsl,firmware - Usage: required - Value type: , encoded as an array of bytes - Definition: A standard property. This property contains the firmware - binary "blob". - -Example: - qe1@e0080000 { - compatible = "fsl,qe"; - qe_firmware:qe-firmware { - compatible = "fsl,qe-firmware"; - fsl,firmware = [0x70 0xcd 0x00 0x00 0x01 0x46 0x45 ...]; - }; - ... - }; - - qe2@e0090000 { - compatible = "fsl,qe"; - fsl,firmware-phandle = <&qe_firmware>; - ... - };