From patchwork Mon Sep 30 13:23:42 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Andrei Stefanescu X-Patchwork-Id: 13816407 Received: from EUR05-VI1-obe.outbound.protection.outlook.com (mail-vi1eur05on2066.outbound.protection.outlook.com [40.107.21.66]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2EE162AE8E for ; Mon, 30 Sep 2024 13:24:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.21.66 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1727702679; cv=fail; b=KyGkAp824kRdVkG/pO0MeeNzN6quuQIXYUF5bCt7hivp4G4pfyL01tYA/NXdPC5IeXIXOJSWF+3w1CM0xE3K+U81iDQQXApTmrUp3oJaAoBBTv8GwaOOil0RpgbB4D8z63SZj+am367tlKDywW7GYGj/BpBJ6u6FmzpQnVO6qUY= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1727702679; c=relaxed/simple; bh=imZdZl16eerDHdyzwQMfIhcAcOKcQ/0oh+QXZfNcbUo=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=AKdJl8Ry+0uf8IeW+Kim586yfa97Syx8QqfKxOf1HUIDX5LyZTVAvtfwDFUGwfJoBqh4TyjWOXieB9e/cWg4z4K/qFp4bRp8Laq8nQgI+U9O5orlkgXkLOK6Ljx6qfk3cKBTRHihUYaK5n6oRZkPlbHp8tWVHycA8XBH1DKx3GY= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=m+cBhlTy; arc=fail smtp.client-ip=40.107.21.66 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="m+cBhlTy" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=eZFjUrI5W14VDfdQ7aV6bZ8OLQTQXpq381Elxoy+XKOcTbtsmkHc+M1hHBtjfqEGP6/0Hw1eqq6leHcSk402nhNm3KhhWeZtUi+FSH/lfc5GziEoOVTg9iiKVJ85czW6bxS5w6zMa2ty78xnK+moCD3X89qmXBqma++WT76EvN9JSHekk1ahECWfFgmdfPONS3trzU7wd8dqYLEq5bMT+GA8zb2rAf4FP1TkDQbWlwjCFFGdZb2QD0/FX4dMSyN/cwbc+alyVQohF+hT6Gd4BcdTW6r7/64Ztz+ZsnFUK84uxaPnzu1PyrC58r8jY2KSKtcT/gtwT6e/D0clbCHQFw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=cjbcQj98XoohMLqPH9Z6t0YU4AUey0GjROO9jxUfnNU=; b=WVQh48UatE3q38ZFk+8NaM2bks4QeWiwRlPg1hYz3Jxu9OsoR/E9vZT7HtRbKRsVUl+k0MOpRFdceJy3/ij7IW+Fd/dhrxjCtz6hIEeXh7CX8Dwth95o7X5yDTnZHyHw048LynE/djnz5vyxUFgG4x8MJmXkbldvW/S4j9EWtMe4Ks6O7myGyX6XJv1PiKLczXgbSESSxMUwh/f2vvSwmLkLXnsouB2LvBz1N9T9pT5o1QX/DjNZ2rSwbVaSn05yCDrBQpvtz6IfOj2iWGOMeVCbHResQUgYTEHVQ6Cry/tg04Zwd+CDMhmnEGEz1DEw+PnqzFWj8zrFx3Z7NHMxaw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=cjbcQj98XoohMLqPH9Z6t0YU4AUey0GjROO9jxUfnNU=; b=m+cBhlTyJKouRYHBGliuthXKmH91Hnf2I+Tv91CkxQAjUbRvkuWrJXw8LEGd0lH4JpRHq492nInWk9+aOQBKcYQaQJZLym1PHYSNLNLCYcZTurCnvyGstgocK/TccBTzFCwfggNrDMOgAgr9eXHQs3adMvHKA4T8G1p7njpa2s1xNjuKJ6pdJTVfSAFJJwoaSRS+ifs56PDgxVB/CDHW6Jq2GEzbSOqplwmj2hYbjjIrywUXEJTtZmlMCnJzE9dX97W1DZl1XWFVWuZxRjkG5qBzvxs0L/72CCAoaoRczvdMOyaxc/jr3cE7WL52eq9Rg5gTVJRUktBhEsVPk/78jA== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from AM9PR04MB8487.eurprd04.prod.outlook.com (2603:10a6:20b:41a::6) by VI0PR04MB10879.eurprd04.prod.outlook.com (2603:10a6:800:25c::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8005.26; Mon, 30 Sep 2024 13:24:33 +0000 Received: from AM9PR04MB8487.eurprd04.prod.outlook.com ([fe80::6d7a:8d2:f020:455]) by AM9PR04MB8487.eurprd04.prod.outlook.com ([fe80::6d7a:8d2:f020:455%5]) with mapi id 15.20.7962.022; Mon, 30 Sep 2024 13:24:33 +0000 From: Andrei Stefanescu To: Dong Aisheng , Fabio Estevam , Shawn Guo , Jacky Bai , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Ghennadi Procopciuc , Chester Lin , Matthias Brugger , Sascha Hauer Cc: Pengutronix Kernel Team , linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev, NXP S32 Linux Team , Christophe Lizzi , Alberto Ruiz , Enric Balletbo , Andrei Stefanescu Subject: [PATCH 1/3] pinctrl: s32: add missing pins definitions Date: Mon, 30 Sep 2024 16:23:42 +0300 Message-ID: <20240930132344.3001876-2-andrei.stefanescu@oss.nxp.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20240930132344.3001876-1-andrei.stefanescu@oss.nxp.com> References: <20240930132344.3001876-1-andrei.stefanescu@oss.nxp.com> X-ClientProxiedBy: AM0PR02CA0116.eurprd02.prod.outlook.com (2603:10a6:20b:28c::13) To AM9PR04MB8487.eurprd04.prod.outlook.com (2603:10a6:20b:41a::6) Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AM9PR04MB8487:EE_|VI0PR04MB10879:EE_ X-MS-Office365-Filtering-Correlation-Id: d4acecd4-14be-494d-5177-08dce15338ae X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|366016|52116014|7416014|376014|1800799024|921020|38350700014; X-Microsoft-Antispam-Message-Info: =?utf-8?q?UyyJ3tvBETQV7arNLG4QuPbCkhReC4u?= =?utf-8?q?KqgEO1nsCZBRvxJiO2z4xKVVcSINLLnodqblMKZHbJQxa+nV7sGIMry2PWEeUmR6o?= =?utf-8?q?lowxzmGdSkTaxwm6KWWISFsQozxNENI+RahygL4XKY40zcC9Frsp7wsN/cuhI0tc1?= =?utf-8?q?RcCaX5d4xbiDiNMgncI7H/DVMnUWqj8WXsQyKFQpSjrajPuS3FY2qqjvqIklnlwxE?= =?utf-8?q?JynQ89ZWEI0xTLvFPgKPIAlQ86UZYp9ZFvwHfzSk/CRo4Zutu1uXIKOg2ts5zAha4?= =?utf-8?q?pNjbMZDHcxThOZzr0BO0565YtQoc4oJeiYtj5dJlN6Vbmu3zBCk78D3yHKn2UmUKN?= =?utf-8?q?nHAMXefF+XdgW2HIGJ2GGwBMd093WCdlpDhxc0wyu340s9gJkGmEDXwqL7Rvp81dp?= =?utf-8?q?wBl8cQunCc+N7YAGut2d2FGCjwBPm5rOgsSUiLv1NPIxbL3bD5DsZsf7jq19DKS/Z?= =?utf-8?q?qISZyInqPe5wIASinR5pkX8E51C6VWxQYky2aA3DxpVVZ1gZ44ZpUOURoHeWiqaZJ?= =?utf-8?q?EoqBzhbXGKp63OY+fFpEf2FwSul2FLhTyqwPoJER+Y5K2YnZPDaPRBTR6WD8zeeuT?= =?utf-8?q?F0SfPIWt3uv2853DMeKhG0sAXL6yYvhFDSB0ydTf0dg97jqn9qt3LUXqmEkkXGuvn?= =?utf-8?q?eHE+/TNFCI6Qsv4Rwpol2wAYuFv+9In7J2twjtSgAsRtigHVdsbx20MkD1MfFWcxM?= =?utf-8?q?JW/OuLwqkFOJ2YbEUf1/ZJFemAPY8s1677/nbsNAKhtvCqRKihm1WvQlF8TH96xpv?= =?utf-8?q?a5OMSV6dAGPBZVS7bB2KW3yeZWoiMpq5AU1//4DoBDHObQcud2VxzZYKW5YM0FHfs?= =?utf-8?q?RR8i4Vl66mbFvFO+126ltZ0y87axCy/b/7WPYQB6RrxWc7zn9diszaiLLd2wNS6bh?= =?utf-8?q?ohO6zzNhqLWtMTXwg7xMCcnfJM0V4fhpH67ECw24pW4EPDvk65gf0B888X8x4IDfz?= =?utf-8?q?mq128uw5qqBlXAqcbxfn9iNmzb1h0tlndw9po+t5L2jpGTIFL8LjE/imJ/3OYyO68?= =?utf-8?q?Gi90rkBYXEYhwQrRztMmdbxGLrbnNogrgdd/VVk5bKFmgGhUvKotiZBMompiGOU4c?= =?utf-8?q?CYm4N7zxEwxyB/6F/UGGWy9Le93YWNv16P/ff8UB3ucmEQ7Rz+RDeAPaG1cpuhnYX?= =?utf-8?q?jEMrcoOl0CdW86Z2GW+R1XySJ3TfV520UB6kTxleD/TgMIK3Vqu+m64UulKq6PT2g?= =?utf-8?q?cA9Z7gmkf2ubV4b8oQKrOfGFes3jiseElsVoCELYngeKLPIRypdhczvLDnILC0INL?= =?utf-8?q?7yjrfOzzeEtUq9BQf9NdSWGPfBVmRT1+GiKtm7POgXGd27r3WVPEexIrfjIU9+cFV?= =?utf-8?q?ZmZYBE/Bnq7oq9HL87F6Ylo28bZC4W+fBUFI3YFNJHOooH54sfLtTtY=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:AM9PR04MB8487.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(366016)(52116014)(7416014)(376014)(1800799024)(921020)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?Ws6bJqMIasc4XodBmI3AYNYBlAVm?= =?utf-8?q?onRpwooweO7YNkCjyMHcV3oaFmZylQ+soEExjv5ygRuFNRiohHhHhRqUBVYEIF8vl?= =?utf-8?q?Yj9mnMDt7OFHaS5lmJSwYyI8H5bXCnwwwF6qo2q5vLPJwYymMPMBSSgfBMiK+uUD9?= =?utf-8?q?sEdX9cRvVm2Nih3XKLb4DaVMt5W2vGbQ8B5ozoyK4zLn4K4ZEjMmAC6xJ8BK2yGAt?= =?utf-8?q?XKLA1o5W479+9vVRIvAEGIWERpvORaMGCz3GXdtUpkHFjPIZ1S/mY8bctqeYx31EW?= =?utf-8?q?tQm18tf/69SQuCDzbENekglA15Y8OCGASOzmVkRaX85uMwbBTMufhzL51jwZ1NQZW?= =?utf-8?q?rdRcMcvQhIssTFW8MHVV+Eje5y37nw7uZRUBGuORpQsRVYG40nVhoUpx+DmdFSX+S?= =?utf-8?q?q668zMgodDeCM2P3hvgRIs6PPpenzEBdc4XPHD5l2gFzSWERmdalirLmTgUw4cbCX?= =?utf-8?q?4XCx9MW8ZkX1ti+SwJJ8FkFHqMNq0IPuM7w3583HErHzfjxeLOKGI9swKNP6SLPZv?= =?utf-8?q?72SJ+AibbwU6s8AWtxRPOSh9IsOSa60/hNC4vsLNDebZ98bsnKdCtHFrQmoTKtQDD?= =?utf-8?q?d8KxWtWW0Dhl/P+uJzP2s0JSpbqHHaERGdl8eGS4zJiSigyNYz7vNRYNJjwD8IjuO?= =?utf-8?q?dIIH4EidlBqCiJPBW5gM4J5UhSt/QqNWQ6jPPkKQshNk1DM21sAZvmCk8yCWSqmHe?= =?utf-8?q?xJt+KLER8zIMkEdgLY8Amd/oIh/bes6Gx6j2/o5BYpoh4A50SnUjjYOz5swLWEQvo?= =?utf-8?q?kljCnlajnAMNwKNoovaLMQ8xOUsH+S6Xyjeto+Gkjzh70E8/Cq57iOZfo2+/xHnIO?= =?utf-8?q?ctQAHyfFv4YbVs2z7WZ+sZBhmQ2hy5Bi7Z8mUVk7bMVxIwr66hy248DgAC7JphVzO?= =?utf-8?q?V+39h//1bdmL94gFADsoGI+ASja4Y161+A2BVRCZ9zc7eST76qFRrZHC6lhLbCYWh?= =?utf-8?q?PYcVfTFhK2BODBPo5Lo0FtDVvvA06jrvZbFKC5AXagqyYIKaBk2JUQaxnPubrpZdW?= =?utf-8?q?EqYLXgjCWNbEutIFQpf3NUVHg5sTh4Sv8QSZ8e24JRMSRkJtWPYX26q4MnOo4aVM0?= =?utf-8?q?4Tifegs3y6m5VT0VNyAKLHLgDZsyeZqWYKtvYZB1cB4lNpxxnf4HsSS0D+EDwFTRw?= =?utf-8?q?l0utHJds+5gQ/8mne+2cG9/SMKnwgERCg89WTkJVAsSRFjnhi/wvxXyMKj4FGWLCv?= =?utf-8?q?gMWfPIhYnW5Klzvlbo/HLi3ZAtCo+kWGcGnUKEG6eTJYZZQPTo2gouyXHGsF11XYT?= =?utf-8?q?fp5of1zDZufT1BQH9xLb1oc237m1R+uUx/sylUr80yC1K0PCu3wnIs4K7I0jy7yxn?= =?utf-8?q?2nl9s+c8hoNq/EZqJveSquPwu30JZn8HWOM+i6kAnICaCxjv9R98htlqm70Yeewed?= =?utf-8?q?erloifVpn2RJEfhWUDqi57s7AZWVKNnJ/xnggkYBaSApjtDoC6bZ6p5wkuWJCyEnS?= =?utf-8?q?k5vptYQxowl3agyvkUWfHfwMXiM0Rbue2ZP5pgKxJ5GPGfzoWtyf/OIB3pfRJ53Zz?= =?utf-8?q?Ik7kCrt1D92cBkqzjD8+spoPkKF69DfUKw=3D=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: d4acecd4-14be-494d-5177-08dce15338ae X-MS-Exchange-CrossTenant-AuthSource: AM9PR04MB8487.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 30 Sep 2024 13:24:33.1127 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 2UCmuGs/vPR5hMecj3Fif9eApLRswbaCn/i2Jq+p8N7khtc2hJo6hJzKv3ESEmbxIkhk2GVRDCZV+UZx0RgqUWAoIoA7ZO3GvnlQdbAqno0= X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI0PR04MB10879 Added definitions for some pins which were missing from the S32G2 SIUL2 pinctrl driver. These pins are used by the JTAG, PFE and LLCE hardware modules. Signed-off-by: Andrei Stefanescu Reviewed-by: Matthias Brugger --- drivers/pinctrl/nxp/pinctrl-s32g2.c | 52 +++++++++++++++++++++++++++++ 1 file changed, 52 insertions(+) diff --git a/drivers/pinctrl/nxp/pinctrl-s32g2.c b/drivers/pinctrl/nxp/pinctrl-s32g2.c index 440ff1879424..c49d28793b69 100644 --- a/drivers/pinctrl/nxp/pinctrl-s32g2.c +++ b/drivers/pinctrl/nxp/pinctrl-s32g2.c @@ -216,6 +216,12 @@ enum s32_pins { S32G_IMCR_CAN1_RXD = 631, S32G_IMCR_CAN2_RXD = 632, S32G_IMCR_CAN3_RXD = 633, + + /* JTAG IMCRs */ + S32G_IMCR_JTAG_TMS = 562, + S32G_IMCR_JTAG_TCK = 572, + S32G_IMCR_JTAG_TDI = 573, + /* GMAC0 */ S32G_IMCR_Ethernet_MDIO = 527, S32G_IMCR_Ethernet_CRS = 526, @@ -229,7 +235,21 @@ enum s32_pins { S32G_IMCR_Ethernet_RX_DV = 530, S32G_IMCR_Ethernet_TX_CLK = 538, S32G_IMCR_Ethernet_REF_CLK = 535, + /* PFE EMAC 0 MII */ + S32G_IMCR_PFE_EMAC_0_MDIO = 837, + S32G_IMCR_PFE_EMAC_0_CRS = 836, + S32G_IMCR_PFE_EMAC_0_COL = 835, + S32G_IMCR_PFE_EMAC_0_RX_D0 = 841, + S32G_IMCR_PFE_EMAC_0_RX_D1 = 842, + S32G_IMCR_PFE_EMAC_0_RX_D2 = 843, + S32G_IMCR_PFE_EMAC_0_RX_D3 = 844, + S32G_IMCR_PFE_EMAC_0_RX_ER = 840, + S32G_IMCR_PFE_EMAC_0_RX_CLK = 839, + S32G_IMCR_PFE_EMAC_0_RX_DV = 845, + S32G_IMCR_PFE_EMAC_0_TX_CLK = 846, + S32G_IMCR_PFE_EMAC_0_REF_CLK = 838, + /* PFE EMAC 1 MII */ S32G_IMCR_PFE_EMAC_1_MDIO = 857, S32G_IMCR_PFE_EMAC_1_CRS = 856, @@ -317,6 +337,13 @@ enum s32_pins { S32G_IMCR_LLCE_CAN13_RXD = 758, S32G_IMCR_LLCE_CAN14_RXD = 759, S32G_IMCR_LLCE_CAN15_RXD = 760, + S32G_IMCR_LLCE_UART0_RXD = 790, + S32G_IMCR_LLCE_UART1_RXD = 791, + S32G_IMCR_LLCE_UART2_RXD = 792, + S32G_IMCR_LLCE_UART3_RXD = 793, + S32G_IMCR_LLCE_LPSPI2_PCS0 = 811, + S32G_IMCR_LLCE_LPSPI2_SCK = 816, + S32G_IMCR_LLCE_LPSPI2_SIN = 817, S32G_IMCR_USB_CLK = 895, S32G_IMCR_USB_DATA0 = 896, S32G_IMCR_USB_DATA1 = 897, @@ -503,6 +530,12 @@ static const struct pinctrl_pin_desc s32_pinctrl_pads_siul2[] = { S32_PINCTRL_PIN(S32G_IMCR_USDHC_DAT7), S32_PINCTRL_PIN(S32G_IMCR_USDHC_DQS), S32_PINCTRL_PIN(S32G_IMCR_CAN0_RXD), + + /* JTAG IMCRs */ + S32_PINCTRL_PIN(S32G_IMCR_JTAG_TMS), + S32_PINCTRL_PIN(S32G_IMCR_JTAG_TCK), + S32_PINCTRL_PIN(S32G_IMCR_JTAG_TDI), + /* GMAC0 */ S32_PINCTRL_PIN(S32G_IMCR_Ethernet_MDIO), S32_PINCTRL_PIN(S32G_IMCR_Ethernet_CRS), @@ -638,6 +671,13 @@ static const struct pinctrl_pin_desc s32_pinctrl_pads_siul2[] = { S32_PINCTRL_PIN(S32G_IMCR_LLCE_CAN13_RXD), S32_PINCTRL_PIN(S32G_IMCR_LLCE_CAN14_RXD), S32_PINCTRL_PIN(S32G_IMCR_LLCE_CAN15_RXD), + S32_PINCTRL_PIN(S32G_IMCR_LLCE_UART0_RXD), + S32_PINCTRL_PIN(S32G_IMCR_LLCE_UART1_RXD), + S32_PINCTRL_PIN(S32G_IMCR_LLCE_UART2_RXD), + S32_PINCTRL_PIN(S32G_IMCR_LLCE_UART3_RXD), + S32_PINCTRL_PIN(S32G_IMCR_LLCE_LPSPI2_PCS0), + S32_PINCTRL_PIN(S32G_IMCR_LLCE_LPSPI2_SCK), + S32_PINCTRL_PIN(S32G_IMCR_LLCE_LPSPI2_SIN), S32_PINCTRL_PIN(S32G_IMCR_CAN1_RXD), S32_PINCTRL_PIN(S32G_IMCR_CAN2_RXD), S32_PINCTRL_PIN(S32G_IMCR_CAN3_RXD), @@ -652,6 +692,18 @@ static const struct pinctrl_pin_desc s32_pinctrl_pads_siul2[] = { S32_PINCTRL_PIN(S32G_IMCR_USB_DATA7), S32_PINCTRL_PIN(S32G_IMCR_USB_DIR), S32_PINCTRL_PIN(S32G_IMCR_USB_NXT), + S32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_0_MDIO), + S32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_0_CRS), + S32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_0_COL), + S32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_0_RX_D0), + S32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_0_RX_D1), + S32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_0_RX_D2), + S32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_0_RX_D3), + S32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_0_RX_ER), + S32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_0_RX_CLK), + S32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_0_RX_DV), + S32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_0_TX_CLK), + S32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_0_REF_CLK), S32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_1_MDIO), S32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_1_CRS), S32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_1_COL),