From patchwork Sun Dec 29 14:49:27 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 13922753 Received: from mail-ej1-f43.google.com (mail-ej1-f43.google.com [209.85.218.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 22C4B19644B for ; Sun, 29 Dec 2024 14:50:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735483841; cv=none; b=ayp4LCYXPu9n88oIcJTcGgZLmuGDWrTkarrOZR/lzx++js/l72t1l0W3B3fZ/EydqSMlHZt3qa7pjyI+YQAIlJ0cqWXd50pnaIGVh/y1iZDDM5UlwE6FpLiXX6wHB6mL6MBe4CKx9lnxnZA1SpQ9u0YgpY1Vkrc3w1aj1nH5t6g= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735483841; c=relaxed/simple; bh=xUBRrkr1aLPPwLeMGNd5Xto6SUkG0PhtvIzCxxAX118=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=MLO7LS1NJ+w8JqIZZ69+HMYZBXofVrCttziyiQEFP/QDtFnC07xJq+7CLh2P+TaevqSKAwywz8WB+84UQ+2r6GaPh0ROH2xNjCl3qNNRbK5fIYWgm2KPFC8trDNSsksOPxrrIw+bLypEaOcadnwBlXfZn979y8Rh0igenwQG9fs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=pAl+deFT; arc=none smtp.client-ip=209.85.218.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="pAl+deFT" Received: by mail-ej1-f43.google.com with SMTP id a640c23a62f3a-aaeef97ff02so714197566b.1 for ; Sun, 29 Dec 2024 06:50:37 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735483836; x=1736088636; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=T8/6J4AE7rdE7DvbcqL7lv8LvF8nVi/MJUfgoa9DfhY=; b=pAl+deFTSWj2LweSLww6TEK726dycSFqtP2Pw9YAEt3Ya5qrxZx/Q1QKw9rYK1JKF4 nmZAmiQ2T20cV+4F5e41ZeM5X2Rw9UX+YP6KzDoXHZxZ1GMIQ9d0ptY0Clmx4QdfNo7P iceqetLf4vyZdS/eUzpRWas3wWAz1c+R6Q6Bg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735483836; x=1736088636; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=T8/6J4AE7rdE7DvbcqL7lv8LvF8nVi/MJUfgoa9DfhY=; b=OVFAf9NuiwuROv9JtMzC7HVi1PRI30DKiskJCQNUyPEJC9NKTtiIYW9Ln4BrI4uvpi 9EARgob8+sEp7aZVd3zGgZwvtMXgnvJUDhzyl6+1+a3qIXypobQSklj9lXNqb2/HWJe2 7f1M//eq2tOJXSYHC5KgFm6NB7l9HWMB/8qM1wHkiv4ACACaArRvX3f0N/8z05iq0Nta A3kAexc4oduYsZna1sfjhHK/YbFZpym0i/tJFhamjNOgQLiQOhko4CxaQ3kh6FwO7uhW SKrRUYtN29RkYAXP1BY95r3XZq3uQlFsK4msVjPijQw2TnPZhz0t8ij5J3SABb730Nr0 7m2A== X-Forwarded-Encrypted: i=1; AJvYcCXcLDX8/4MYZbDlvIEYeOnt4PaXKbic4SQ9G2JtLW5YwgPXWgcngBCNVKCToBNXn20j9OA=@lists.linux.dev X-Gm-Message-State: AOJu0YwwmqMBPN8IPf91yPPbgjFz+VC7XrIbajo/AIzRyt/7m/TZUCWe dp9Dis528D2Oy8Cu51qyrhy7uLfBSzI0cI3zJgQwab3Znm97j5Cm6Nr53Yv9V2I= X-Gm-Gg: ASbGncvfgtSPU0rs5T4mbbkzrFf0d1tT+BGb3S4+KZFU9JvamXH5pF4d23r19PJlBVp lzaKtS/5s8OOD7xpCr1kJDiwDorj8SboVbxR18B5Oc9twXObHIOOhRqJ2fhs5eB+Gzqxvh1t//2 CnFmnNjyWZOt/HXvDCOIHI0XnhcXm42OE0ViUYFpuckOJR1ZJzC+o8oZbwZ3tVVG1vHmhyCXG5Z 815w1QZeoS0lfFRwpXqieXKKnU5N3+bCmu1bNb5iDPcosxTdXSi7ccUlCwlkqRndFCXO34wuwR9 YRXGL5yIqSmX2upbhZB4Ig== X-Google-Smtp-Source: AGHT+IFnuv6eSrJEFnSGoJ55pW6N8ZEy/aXetue0XOxKvCv2upMLBhB089HmsyjDVf6iCwLAHcCppg== X-Received: by 2002:a17:907:3f89:b0:aa6:9624:78fd with SMTP id a640c23a62f3a-aac3444eb22mr3253470566b.48.1735483836473; Sun, 29 Dec 2024 06:50:36 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0e895080sm1362084466b.47.2024.12.29.06.50.34 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 29 Dec 2024 06:50:36 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Krzysztof Kozlowski , Abel Vesa , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , Stephen Boyd , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v8 03/18] dt-bindings: clock: imx8mp: add VIDEO_PLL clocks Date: Sun, 29 Dec 2024 15:49:27 +0100 Message-ID: <20241229145027.3984542-4-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> References: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Unlike audio_pll1 and audio_pll2, there is no video_pll2. Further, the name used in the RM is video_pll. So, let's add the IMX8MP_VIDEO_PLL[_*] definitions to be consistent with the RM and avoid misunderstandings. The IMX8MP_VIDEO_PLL1* constants have not been removed to ensure backward compatibility of the patch. No functional changes intended. Signed-off-by: Dario Binacchi Acked-by: Krzysztof Kozlowski --- (no changes since v6) Changes in v6: - Add 'Acked-by' tag of Krzysztof Kozlowski Changes in v5: - New include/dt-bindings/clock/imx8mp-clock.h | 12 ++++++++---- 1 file changed, 8 insertions(+), 4 deletions(-) diff --git a/include/dt-bindings/clock/imx8mp-clock.h b/include/dt-bindings/clock/imx8mp-clock.h index 7da4243984b2..3235d7de3b62 100644 --- a/include/dt-bindings/clock/imx8mp-clock.h +++ b/include/dt-bindings/clock/imx8mp-clock.h @@ -16,7 +16,8 @@ #define IMX8MP_CLK_EXT4 7 #define IMX8MP_AUDIO_PLL1_REF_SEL 8 #define IMX8MP_AUDIO_PLL2_REF_SEL 9 -#define IMX8MP_VIDEO_PLL1_REF_SEL 10 +#define IMX8MP_VIDEO_PLL_REF_SEL 10 +#define IMX8MP_VIDEO_PLL1_REF_SEL IMX8MP_VIDEO_PLL_REF_SEL #define IMX8MP_DRAM_PLL_REF_SEL 11 #define IMX8MP_GPU_PLL_REF_SEL 12 #define IMX8MP_VPU_PLL_REF_SEL 13 @@ -26,7 +27,8 @@ #define IMX8MP_SYS_PLL3_REF_SEL 17 #define IMX8MP_AUDIO_PLL1 18 #define IMX8MP_AUDIO_PLL2 19 -#define IMX8MP_VIDEO_PLL1 20 +#define IMX8MP_VIDEO_PLL 20 +#define IMX8MP_VIDEO_PLL1 IMX8MP_VIDEO_PLL #define IMX8MP_DRAM_PLL 21 #define IMX8MP_GPU_PLL 22 #define IMX8MP_VPU_PLL 23 @@ -36,7 +38,8 @@ #define IMX8MP_SYS_PLL3 27 #define IMX8MP_AUDIO_PLL1_BYPASS 28 #define IMX8MP_AUDIO_PLL2_BYPASS 29 -#define IMX8MP_VIDEO_PLL1_BYPASS 30 +#define IMX8MP_VIDEO_PLL_BYPASS 30 +#define IMX8MP_VIDEO_PLL1_BYPASS IMX8MP_VIDEO_PLL_BYPASS #define IMX8MP_DRAM_PLL_BYPASS 31 #define IMX8MP_GPU_PLL_BYPASS 32 #define IMX8MP_VPU_PLL_BYPASS 33 @@ -46,7 +49,8 @@ #define IMX8MP_SYS_PLL3_BYPASS 37 #define IMX8MP_AUDIO_PLL1_OUT 38 #define IMX8MP_AUDIO_PLL2_OUT 39 -#define IMX8MP_VIDEO_PLL1_OUT 40 +#define IMX8MP_VIDEO_PLL_OUT 40 +#define IMX8MP_VIDEO_PLL1_OUT IMX8MP_VIDEO_PLL_OUT #define IMX8MP_DRAM_PLL_OUT 41 #define IMX8MP_GPU_PLL_OUT 42 #define IMX8MP_VPU_PLL_OUT 43