From patchwork Sun Feb 9 04:16:45 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Anup Patel X-Patchwork-Id: 13966616 Received: from mail-pj1-f42.google.com (mail-pj1-f42.google.com [209.85.216.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E82B810F4 for ; Sun, 9 Feb 2025 04:17:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739074644; cv=none; b=XUUY4BMpe/nsGEmWrAMuo+jT+1w5qlR9AUD/9TyllSLnZBWdNdJtFdFiQJcBGOij1/QycMYLcSCEUv8TKj7jW5hNQe8KhPG6CmReGpqQ6Pmoyk6wSClS1ZAJV/W6x5DBUI1sNllM09USFsNqiOPThJF+6LykuRIVp49ed+vmmpo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739074644; c=relaxed/simple; bh=gGGEYK7VGgFWWdh/qLZbuuJY+xZwb2aTgVHnwmrr23c=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=MX/kmdxdY2P9idjfQOnpCfIvqWoR/MGr3oSBsT2iGpjQw3T42iC53fmOA8I0NdZauhsOKqNXXcw2jWi588byxmPizycK9ZDp7o9OwNqnpXj7y9ixaybpYYGRsX2e96kQvy0Nmy09iU229Vg8WtaFGpkJo1nSO55ZfmWw2jQu1Rk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com; spf=pass smtp.mailfrom=ventanamicro.com; dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b=iOQh6ZYv; arc=none smtp.client-ip=209.85.216.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ventanamicro.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b="iOQh6ZYv" Received: by mail-pj1-f42.google.com with SMTP id 98e67ed59e1d1-2f9ba87f5d4so4708273a91.3 for ; Sat, 08 Feb 2025 20:17:22 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ventanamicro.com; s=google; t=1739074642; x=1739679442; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=DvFsqgBHoepkWBjGC1yP+KOn/8qryanxa+3zb4U83Ao=; b=iOQh6ZYvfvltfLBCyjFPeIN7Xx6TxUAlVbErP1QVhKjF/wo/etgr5DEc9FEYNcf+Zr KQqLwMli44XGDNz2cyG1VYmHteDA97QpFNJOUseuirMe1NrpC3mNFmt8TEQd2ptE9TuV lKVgrqdUiOO9abe8i62rzgTtsCNyuXjJm5BBZ4CCLU/WMGsXrpViIhUEnxrPigMcbSj+ 9IiQ9X9w/I+ExvqUrs2Xq5e06M+yq4MNDB2fWq1CFUB44rjBs30iYWqz0GO7fYvvSxmr 0kmyHy40qShSwaXMcDS1nEVn5KG5dCo4THIL6tRWJE4BSiZK+VrlxU2AVAJo+Yg93rMF htyw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1739074642; x=1739679442; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=DvFsqgBHoepkWBjGC1yP+KOn/8qryanxa+3zb4U83Ao=; b=kPx8iehIfY3Xm+8Bq1Cvqq1AQ7JcE/HJkqCGQbOnWG+U47TXie+Tv0KLy9Rn8abGjO R+w2Oh0wiPCFxGcv0PskMzQjR88Moes11f78ZqMUJPrvrpvv2WInYUzsBEwqsCtyUtrB C/1NzhObNoAZg2pYet7OYHt8pRoYNRTt98mugzAzLRX3h7E0lxAB5g7nbsfRPhn2VXW0 5CpzfzO2iBwAcBLEwMkqniTN2/Z/SpUTx4gAcs5WKYi8xVza07Puww3ABn09xOUibnmG PAaF11x70jZEr7epXxAd5Ewa4Qyp7NCFqJKf1LcimIJig93FZrvQqLrBG+MRnuROa4AT arLQ== X-Forwarded-Encrypted: i=1; AJvYcCUXZNpTUy8uLXosa8YzwqnT30hwVlI2wUIqqli/vhH615khXy+FLv+2BnIYGX0k/7kAu20=@lists.linux.dev X-Gm-Message-State: AOJu0YwISqIhissNqKsnc6EkkFUPtn6yIBTIJj1ilTGD0D6k3YN9hC8f eoOsxN3XiBCqtf0xDx3WHIV/W60kP767DsxrQwl/wML0/G8Y6o3OL+youR20JnI= X-Gm-Gg: ASbGncuyYxbBu0ODGz44Fo4+HoUzfy2T8gjPcIJYlOG5eCBLPRSLgoZe/1y3Oybiwgw 5+PDXDqeKKlfQURDSxxqeBfdOBwu6jza64ceaC2vjw5/dAdDpVhDRowDFX8GBfk2G6TcwX9fudp ZlwKl7KIIamn8BZQ3TwoR8TpnsPlgDihF8l0TkNOIbM7L5VN6eCoy+PL8m6ztkJepXPymxTzC4M vIpKmV/a62tMzne1aAUN+80MgwKUi2AxkV39+75y0CeWO4x7pSLMMpMCYWat7TWKQHmTdrQnWu5 kvX8cSZK+t9QDKez1y94+eOg9+nPRXJmoKtqNa+CnXElfjy6Chxv4PE= X-Google-Smtp-Source: AGHT+IHRXdIPs1mvVVeCpBykzAl+ifFcG5qlvMFYrTkFKgREylWnQV7fAuN/+eShJoWgxmV452gK/Q== X-Received: by 2002:a05:6a00:b41:b0:730:8a0a:9f06 with SMTP id d2e1a72fcca58-7308a0aad32mr287596b3a.16.1739074642169; Sat, 08 Feb 2025 20:17:22 -0800 (PST) Received: from anup-ubuntu-vm.localdomain ([103.97.166.196]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-73073eba116sm1898410b3a.124.2025.02.08.20.17.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 08 Feb 2025 20:17:21 -0800 (PST) From: Anup Patel To: Thomas Gleixner , Ingo Molnar , Borislav Petkov , Dave Hansen , x86@kernel.org Cc: hpa@zytor.com, Marc Zyngier , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Andrew Lunn , Gregory Clement , Sebastian Hesselbarth , Palmer Dabbelt , Paul Walmsley , Atish Patra , Andrew Jones , Sunil V L , Anup Patel , linux-riscv@lists.infradead.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, imx@lists.linux.dev, Anup Patel Subject: [PATCH v5 01/11] irqchip/riscv-imsic: Set irq_set_affinity for IMSIC base Date: Sun, 9 Feb 2025 09:46:45 +0530 Message-ID: <20250209041655.331470-2-apatel@ventanamicro.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250209041655.331470-1-apatel@ventanamicro.com> References: <20250209041655.331470-1-apatel@ventanamicro.com> Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Andrew Jones Instead of using imsic_irq_set_affinity() for leaf MSI domains, use imsic_irq_set_affinity() for the non-leaf IMSIC base domain and use irq_chip_set_affinity_parent() for leaf MSI domains. Signed-off-by: Andrew Jones Signed-off-by: Anup Patel --- drivers/irqchip/irq-riscv-imsic-platform.c | 16 +++++++++------- 1 file changed, 9 insertions(+), 7 deletions(-) diff --git a/drivers/irqchip/irq-riscv-imsic-platform.c b/drivers/irqchip/irq-riscv-imsic-platform.c index c708780e8760..5d7c30ad8855 100644 --- a/drivers/irqchip/irq-riscv-imsic-platform.c +++ b/drivers/irqchip/irq-riscv-imsic-platform.c @@ -96,9 +96,8 @@ static int imsic_irq_set_affinity(struct irq_data *d, const struct cpumask *mask bool force) { struct imsic_vector *old_vec, *new_vec; - struct irq_data *pd = d->parent_data; - old_vec = irq_data_get_irq_chip_data(pd); + old_vec = irq_data_get_irq_chip_data(d); if (WARN_ON(!old_vec)) return -ENOENT; @@ -116,13 +115,13 @@ static int imsic_irq_set_affinity(struct irq_data *d, const struct cpumask *mask return -ENOSPC; /* Point device to the new vector */ - imsic_msi_update_msg(d, new_vec); + imsic_msi_update_msg(irq_get_irq_data(d->irq), new_vec); /* Update irq descriptors with the new vector */ - pd->chip_data = new_vec; + d->chip_data = new_vec; - /* Update effective affinity of parent irq data */ - irq_data_update_effective_affinity(pd, cpumask_of(new_vec->cpu)); + /* Update effective affinity */ + irq_data_update_effective_affinity(d, cpumask_of(new_vec->cpu)); /* Move state of the old vector to the new vector */ imsic_vector_move(old_vec, new_vec); @@ -135,6 +134,9 @@ static struct irq_chip imsic_irq_base_chip = { .name = "IMSIC", .irq_mask = imsic_irq_mask, .irq_unmask = imsic_irq_unmask, +#ifdef CONFIG_SMP + .irq_set_affinity = imsic_irq_set_affinity, +#endif .irq_retrigger = imsic_irq_retrigger, .irq_compose_msi_msg = imsic_irq_compose_msg, .flags = IRQCHIP_SKIP_SET_WAKE | @@ -245,7 +247,7 @@ static bool imsic_init_dev_msi_info(struct device *dev, if (WARN_ON_ONCE(domain != real_parent)) return false; #ifdef CONFIG_SMP - info->chip->irq_set_affinity = imsic_irq_set_affinity; + info->chip->irq_set_affinity = irq_chip_set_affinity_parent; #endif break; default: