mbox series

[v3,0/6] drm/i915: SAGV fixes

Message ID 20220218064039.12834-1-ville.syrjala@linux.intel.com (mailing list archive)
Headers show
Series drm/i915: SAGV fixes | expand

Message

Ville Syrjälä Feb. 18, 2022, 6:40 a.m. UTC 
From: Ville Syrjälä <ville.syrjala@linux.intel.com>

While pokingaround the watermarks/etc. I noticed our SAGV code
has a bunch of bugs. Let's try to fix it.

OK, v3 which sould avoid the extra debug spew from the bw code.
That should help make the stress tests pass in ci.

Ville Syrjälä (6):
  drm/i915: Correctly populate use_sagv_wm for all pipes
  drm/i915: Fix bw atomic check when switching between SAGV vs. no SAGV
  drm/i915: Split pre-icl vs. icl+ SAGV hooks apart
  drm/i915: Pimp icl+ sagv pre/post update
  drm/i915: Extract icl_qgv_points_mask()
  drm/i915: Extract intel_bw_check_data_rate()

 drivers/gpu/drm/i915/display/intel_bw.c |  84 +++++++----
 drivers/gpu/drm/i915/intel_pm.c         | 177 ++++++++++++++----------
 2 files changed, 165 insertions(+), 96 deletions(-)