mbox series

[v2,0/8] drm/i915: Clean up some dpll stuff

Message ID 20220307233940.4161-1-ville.syrjala@linux.intel.com (mailing list archive)
Headers show
Series drm/i915: Clean up some dpll stuff | expand

Message

Ville Syrjälä March 7, 2022, 11:39 p.m. UTC 
From: Ville Syrjälä <ville.syrjala@linux.intel.com>

Clean up a bunch of struct dpll usage, and a few other
random things around the same area.

v2: Clean up the BXT PLL registers and pimp a bunch of comments

Ville Syrjälä (8):
  drm/i915: Store the /5 target clock in struct dpll on vlv/chv
  drm/i915: Remove redundant/wrong comments
  drm/i915: Clean up bxt/glk PLL registers
  drm/i915: Store the m2 divider as a whole in bxt_clk_div
  drm/i915: Replace bxt_clk_div with struct dpll
  drm/i915: Replace hand rolled bxt vco calculation with
    chv_calc_dpll_params()
  drm/i915: Populate bxt/glk DPLL clock limits a bit more
  drm/i915: Remove struct dp_link_dpll

 drivers/gpu/drm/i915/display/g4x_dp.c         | 55 ++++-------
 drivers/gpu/drm/i915/display/intel_dpll.c     | 37 +++-----
 drivers/gpu/drm/i915/display/intel_dpll_mgr.c | 94 ++++++++-----------
 drivers/gpu/drm/i915/gvt/handlers.c           | 19 ++--
 drivers/gpu/drm/i915/i915_reg.h               | 61 ++++++------
 5 files changed, 113 insertions(+), 153 deletions(-)