mbox series

[v2,0/9] Handle BPC for HDMI2.1 PCON without DSC1.2 sink and other fixes

Message ID 20220901060101.1000290-1-ankit.k.nautiyal@intel.com (mailing list archive)
Headers show
Series Handle BPC for HDMI2.1 PCON without DSC1.2 sink and other fixes | expand

Message

Nautiyal, Ankit K Sept. 1, 2022, 6 a.m. UTC
This series fixes issues faced when an HDMI2.1 sink that does not
support DSC is connected via HDMI2.1PCON. It also icludes other minor
HDMI2.1 PCON fixes/refactoring.

Patch 1-3 Have minor fixes/cleanups.
Patch 4-7 Pull the decision making to use DFP conversion capabilities
for every mode during compute config, instead of having that decision
during DP initializing phase.
Patch 8-9 Calculate the max BPC that can be sufficient with either
RGB or YCbcr420 format for the maximum FRL rate supported.

Rev2: Split the refactoring of DFP RG->YCBCR conversion into smaller
patches, as suggested by Jani N.
Also dropped the unnecessary helper for DSC1.2 support for HDMI2.1 DFP.

Ankit Nautiyal (9):
  drm/i915/dp: Reset frl trained flag before restarting FRL training
  drm/i915/dp: Add RGB to YCBCR conversion case in is_dp_ycbcr420 helper
  drm/i915/dp: Remove whitespace at the end of function.
  drm/i915/display: Add new members to configure PCON color conversion
  drm/i915/dp: Compute configuration for using PCON's color/format
    conversion
  drm/i915/dp: Use crtc_state members in dp_is_ycbcr420
  drm/i915/dp: Replace intel_dp.dfp members with the new crtc_state
    dp_dfp members
  drm/i915/dp: Handle BPP where HDMI2.1 DFP doesn't support DSC
  drm/i915/dp: Fix FRL BW check for HDMI2.1 DFP

 .../drm/i915/display/intel_display_types.h    |   7 +
 drivers/gpu/drm/i915/display/intel_dp.c       | 234 ++++++++++++++----
 2 files changed, 191 insertions(+), 50 deletions(-)