mbox series

[v5,0/5] IO and fast wake lines calculation and increase fw sync length

Message ID 20240308110039.3900838-1-jouni.hogander@intel.com (mailing list archive)
Headers show
Series IO and fast wake lines calculation and increase fw sync length | expand

Message

Hogander, Jouni March 8, 2024, 11 a.m. UTC
This patch set is improving IO and fast wake lines calculation in PSR
code:

Use actual fast wake sync pulse count in calculation Implement getter
for IO buffer wake times and use that.  Better presentation on how
these are calculated.  Use calculation for display version < 12 as
well.

Also number of precharge pulses is increased by 2 pulses to fix
problems with certain panel models.

v5:
  - s/get_io_buffer_wake_time/io_buffer_wake_time/ and use it directly in
    calculation
  - do not handle < 9 separately
  - add own helpers for skl, tgl and lnl io buffer wake times
v4:
  - initialize io/fast_wake_time for display version < 9
v3:
  - keep using int in intel_dp_aux_fw_sync_len
v2:
  - do not add function pointer
  - rename io_wake_time in if block to io_buffer_wake_time
  - rename get_io_wake_time to get_io_buffer_wake_time
  - use calculation for display version < 12 as well
  - split LunarLake IO buffer wake times as a separate patch

Jouni Högander (5):
  drm/i915/display: Make intel_dp_aux_fw_sync_len available for PSR code
  drm/i915/psr: Improve fast and IO wake lines calculation
  drm/i915/psr: Calculate IO wake and fast wake lines for DISPLAY_VER <
    12
  drm/i915/psr: Add IO buffer wake times for LunarLake and beyond
  drm/i915/display: Increase number of fast wake precharge pulses

 drivers/gpu/drm/i915/display/intel_dp_aux.c |  4 +-
 drivers/gpu/drm/i915/display/intel_dp_aux.h |  1 +
 drivers/gpu/drm/i915/display/intel_psr.c    | 58 +++++++++++++++++----
 3 files changed, 50 insertions(+), 13 deletions(-)