mbox series

[0/7] drm/i915: bdw+ pipe interrupt stuff

Message ID 20240605111832.21373-1-ville.syrjala@linux.intel.com (mailing list archive)
Headers show
Series drm/i915: bdw+ pipe interrupt stuff | expand

Message

Ville Syrjala June 5, 2024, 11:18 a.m. UTC
From: Ville Syrjälä <ville.syrjala@linux.intel.com>

Clean up the bdw+ pipe interrupt bits, and enable some new fault
interrupts on tgl+ and mtl+.

Ville Syrjälä (7):
  drm/i915: Use REG_BIT() for bdw+ pipe interrupts
  drm/i915: Document bdw+ pipe interrupt bits
  drm/i915: Sort bdw+ pipe interrupt bits
  drm/i915: Extend GEN9_PIPE_PLANE_FLIP_DONE() to cover all universal
    planes
  drm/i915: Nuke the intermediate pipe fault bitmasks
  drm/i915: Enable pipeDMC fault interrupts on tgl+
  drm/i915: Enable plane/pipeDMC ATS fault interrupts on mtl

 .../gpu/drm/i915/display/intel_display_irq.c  | 49 ++++++++++--
 drivers/gpu/drm/i915/i915_reg.h               | 80 ++++++++-----------
 2 files changed, 79 insertions(+), 50 deletions(-)

Comments

Jani Nikula June 6, 2024, 11:44 a.m. UTC | #1
On Wed, 05 Jun 2024, Ville Syrjala <ville.syrjala@linux.intel.com> wrote:
> From: Ville Syrjälä <ville.syrjala@linux.intel.com>
>
> Clean up the bdw+ pipe interrupt bits, and enable some new fault
> interrupts on tgl+ and mtl+.

Some clarifications needed on patch 6, but overall

Reviewed-by: Jani Nikula <jani.nikula@intel.com>



>
> Ville Syrjälä (7):
>   drm/i915: Use REG_BIT() for bdw+ pipe interrupts
>   drm/i915: Document bdw+ pipe interrupt bits
>   drm/i915: Sort bdw+ pipe interrupt bits
>   drm/i915: Extend GEN9_PIPE_PLANE_FLIP_DONE() to cover all universal
>     planes
>   drm/i915: Nuke the intermediate pipe fault bitmasks
>   drm/i915: Enable pipeDMC fault interrupts on tgl+
>   drm/i915: Enable plane/pipeDMC ATS fault interrupts on mtl
>
>  .../gpu/drm/i915/display/intel_display_irq.c  | 49 ++++++++++--
>  drivers/gpu/drm/i915/i915_reg.h               | 80 ++++++++-----------
>  2 files changed, 79 insertions(+), 50 deletions(-)