From patchwork Wed May 6 10:16:00 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: ankitprasad.r.sharma@intel.com X-Patchwork-Id: 6348591 Return-Path: X-Original-To: patchwork-intel-gfx@patchwork.kernel.org Delivered-To: patchwork-parsemail@patchwork1.web.kernel.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.136]) by patchwork1.web.kernel.org (Postfix) with ESMTP id 636919F32B for ; Wed, 6 May 2015 10:30:25 +0000 (UTC) Received: from mail.kernel.org (localhost [127.0.0.1]) by mail.kernel.org (Postfix) with ESMTP id 3F76F2010B for ; Wed, 6 May 2015 10:30:24 +0000 (UTC) Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) by mail.kernel.org (Postfix) with ESMTP id E918720279 for ; Wed, 6 May 2015 10:30:22 +0000 (UTC) Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id 72F156E124; Wed, 6 May 2015 03:30:22 -0700 (PDT) X-Original-To: intel-gfx@lists.freedesktop.org Delivered-To: intel-gfx@lists.freedesktop.org Received: from mga02.intel.com (mga02.intel.com [134.134.136.20]) by gabe.freedesktop.org (Postfix) with ESMTP id 8A49E6E124 for ; Wed, 6 May 2015 03:30:21 -0700 (PDT) Received: from orsmga003.jf.intel.com ([10.7.209.27]) by orsmga101.jf.intel.com with ESMTP; 06 May 2015 03:30:21 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.13,379,1427785200"; d="scan'208";a="567077730" Received: from ankitprasad-desktop.iind.intel.com ([10.223.82.39]) by orsmga003.jf.intel.com with ESMTP; 06 May 2015 03:30:20 -0700 From: ankitprasad.r.sharma@intel.com To: intel-gfx@lists.freedesktop.org Date: Wed, 6 May 2015 15:46:00 +0530 Message-Id: <1430907363-31171-2-git-send-email-ankitprasad.r.sharma@intel.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1430907363-31171-1-git-send-email-ankitprasad.r.sharma@intel.com> References: <1430907363-31171-1-git-send-email-ankitprasad.r.sharma@intel.com> MIME-Version: 1.0 Cc: Ankitprasad Sharma , akash.goel@intel.com, shashidhar.hiremath@intel.com Subject: [Intel-gfx] [PATCH 1/4] drm/i915: Clearing buffer objects via blitter engine X-BeenThere: intel-gfx@lists.freedesktop.org X-Mailman-Version: 2.1.18 Precedence: list List-Id: Intel graphics driver community testing & development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: intel-gfx-bounces@lists.freedesktop.org Sender: "Intel-gfx" X-Spam-Status: No, score=-4.2 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_MED, T_RP_MATCHES_RCVD, UNPARSEABLE_RELAY autolearn=unavailable version=3.3.1 X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP From: Ankitprasad Sharma This patch adds support for clearing buffer objects via blitter engines. This is particularly useful for clearing out the memory from stolen region. v2: Add support for using execlists & PPGTT v3: Fix issues in legacy ringbuffer submission mode testcase: igt/gem_create_stolen Signed-off-by: Chris Wilson Signed-off-by: Deepak S Signed-off-by: Ankitprasad Sharma --- drivers/gpu/drm/i915/Makefile | 1 + drivers/gpu/drm/i915/i915_drv.h | 4 + drivers/gpu/drm/i915/i915_gem_exec.c | 197 +++++++++++++++++++++++++++++++++++ drivers/gpu/drm/i915/intel_lrc.c | 2 +- drivers/gpu/drm/i915/intel_lrc.h | 2 + 5 files changed, 205 insertions(+), 1 deletion(-) create mode 100644 drivers/gpu/drm/i915/i915_gem_exec.c diff --git a/drivers/gpu/drm/i915/Makefile b/drivers/gpu/drm/i915/Makefile index a69002e..711a87d 100644 --- a/drivers/gpu/drm/i915/Makefile +++ b/drivers/gpu/drm/i915/Makefile @@ -25,6 +25,7 @@ i915-y += i915_cmd_parser.o \ i915_gem_debug.o \ i915_gem_dmabuf.o \ i915_gem_evict.o \ + i915_gem_exec.o \ i915_gem_execbuffer.o \ i915_gem_gtt.o \ i915_gem.o \ diff --git a/drivers/gpu/drm/i915/i915_drv.h b/drivers/gpu/drm/i915/i915_drv.h index eb38cd1..21a2b1f 100644 --- a/drivers/gpu/drm/i915/i915_drv.h +++ b/drivers/gpu/drm/i915/i915_drv.h @@ -2927,6 +2927,10 @@ int __must_check i915_gem_evict_something(struct drm_device *dev, int i915_gem_evict_vm(struct i915_address_space *vm, bool do_idle); int i915_gem_evict_everything(struct drm_device *dev); +/* i915_gem_exec.c */ +int i915_gem_exec_clear_object(struct drm_i915_gem_object *obj, + struct drm_i915_file_private *file_priv); + /* belongs in i915_gem_gtt.h */ static inline void i915_gem_chipset_flush(struct drm_device *dev) { diff --git a/drivers/gpu/drm/i915/i915_gem_exec.c b/drivers/gpu/drm/i915/i915_gem_exec.c new file mode 100644 index 0000000..224bd5f --- /dev/null +++ b/drivers/gpu/drm/i915/i915_gem_exec.c @@ -0,0 +1,197 @@ +/* + * Copyright © 2013 Intel Corporation + * + * Permission is hereby granted, free of charge, to any person obtaining a + * copy of this software and associated documentation files (the "Software"), + * to deal in the Software without restriction, including without limitation + * the rights to use, copy, modify, merge, publish, distribute, sublicense, + * and/or sell copies of the Software, and to permit persons to whom the + * Software is furnished to do so, subject to the following conditions: + * + * The above copyright notice and this permission notice (including the next + * paragraph) shall be included in all copies or substantial portions of the + * Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL + * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER + * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS + * IN THE SOFTWARE. + * + * Authors: + * Chris Wilson + * + */ + +#include +#include +#include "i915_drv.h" + +#define GEN8_COLOR_BLT_CMD (2<<29 | 0x50<<22) + +#define BPP_8 0 +#define BPP_16 (1<<24) +#define BPP_32 (1<<25 | 1<<24) + +#define ROP_FILL_COPY (0xf0 << 16) + +static int i915_gem_exec_flush_object(struct drm_i915_gem_object *obj, + struct intel_engine_cs *ring, + struct intel_context *ctx) +{ + int ret; + struct intel_ringbuffer *ringbuf = ctx->engine[ring->id].ringbuf; + + ret = i915_gem_object_sync(obj, ring); + if (ret) + return ret; + + if (obj->base.write_domain & I915_GEM_DOMAIN_CPU) { + if (i915_gem_clflush_object(obj, false)) + i915_gem_chipset_flush(obj->base.dev); + obj->base.write_domain &= ~I915_GEM_DOMAIN_CPU; + } + if (obj->base.write_domain & I915_GEM_DOMAIN_GTT) { + wmb(); + obj->base.write_domain &= ~I915_GEM_DOMAIN_GTT; + } + + + return i915.enable_execlists ? + logical_ring_invalidate_all_caches(ringbuf, ctx) : + intel_ring_invalidate_all_caches(ring); +} + +static void i915_gem_exec_dirty_object(struct drm_i915_gem_object *obj, + struct intel_engine_cs *ring, + struct i915_address_space *vm) +{ + struct drm_i915_gem_request *req; + req = intel_ring_get_request(ring); + + i915_gem_request_assign(&obj->last_write_req, req); + obj->base.read_domains = I915_GEM_DOMAIN_RENDER; + obj->base.write_domain = I915_GEM_DOMAIN_RENDER; + i915_vma_move_to_active(i915_gem_obj_to_vma(obj, vm), ring); + obj->dirty = 1; + + ring->gpu_caches_dirty = true; +} + +int i915_gem_exec_clear_object(struct drm_i915_gem_object *obj, + struct drm_i915_file_private *file_priv) +{ + struct drm_device *dev = obj->base.dev; + struct drm_i915_private *dev_priv = dev->dev_private; + struct intel_engine_cs *ring; + struct intel_context *ctx; + struct intel_ringbuffer *ringbuf; + struct i915_address_space *vm; + int ret = 0; + + lockdep_assert_held(&dev->struct_mutex); + + ring = &dev_priv->ring[HAS_BLT(dev) ? BCS : RCS]; + ctx = i915_gem_context_get(file_priv, DEFAULT_CONTEXT_HANDLE); + if (ctx->ppgtt) + vm = &ctx->ppgtt->base; + else + vm = &dev_priv->gtt.base; + + if (i915.enable_execlists && !ctx->engine[ring->id].state) { + ret = intel_lr_context_deferred_create(ctx, ring); + if (ret) + return ret; + } + + ringbuf = ctx->engine[ring->id].ringbuf; + + ret = i915_gem_object_pin(obj, vm, PAGE_SIZE, 0); + if (ret) + return ret; + + if (obj->tiling_mode && INTEL_INFO(dev)->gen <= 3) { + ret = i915_gem_object_put_fence(obj); + if (ret) + goto unpin; + } + + ret = i915_gem_exec_flush_object(obj, ring, ctx); + if (ret) + goto unpin; + + if (i915.enable_execlists) { + if (dev_priv->info.gen >= 8) { + ret = intel_logical_ring_begin(ringbuf, ctx, 8); + if (ret) + goto unpin; + + intel_logical_ring_emit(ringbuf, GEN8_COLOR_BLT_CMD | + BLT_WRITE_RGBA | + (7-2)); + intel_logical_ring_emit(ringbuf, BPP_32 | + ROP_FILL_COPY | + PAGE_SIZE); + intel_logical_ring_emit(ringbuf, 0); + intel_logical_ring_emit(ringbuf, + obj->base.size >> PAGE_SHIFT + << 16 | PAGE_SIZE / 4); + intel_logical_ring_emit(ringbuf, + i915_gem_obj_offset(obj, vm)); + intel_logical_ring_emit(ringbuf, 0); + intel_logical_ring_emit(ringbuf, 0); + intel_logical_ring_emit(ringbuf, MI_NOOP); + + intel_logical_ring_advance(ringbuf); + } else { + DRM_ERROR("Execlists not supported for gen %d\n", + dev_priv->info.gen); + ret = -EINVAL; + goto unpin; + } + } else { + if (IS_GEN8(dev)) { + ret = intel_ring_begin(ring, 8); + if (ret) + goto unpin; + + intel_ring_emit(ring, GEN8_COLOR_BLT_CMD | + BLT_WRITE_RGBA | (7-2)); + intel_ring_emit(ring, BPP_32 | + ROP_FILL_COPY | PAGE_SIZE); + intel_ring_emit(ring, 0); + intel_ring_emit(ring, + obj->base.size >> PAGE_SHIFT << 16 | + PAGE_SIZE / 4); + intel_ring_emit(ring, i915_gem_obj_offset(obj, vm)); + intel_ring_emit(ring, 0); + intel_ring_emit(ring, 0); + intel_ring_emit(ring, MI_NOOP); + } else { + ret = intel_ring_begin(ring, 6); + if (ret) + goto unpin; + + intel_ring_emit(ring, COLOR_BLT_CMD | + BLT_WRITE_RGBA); + intel_ring_emit(ring, BPP_32 | + ROP_FILL_COPY | PAGE_SIZE); + intel_ring_emit(ring, + obj->base.size >> PAGE_SHIFT << 16 | + PAGE_SIZE); + intel_ring_emit(ring, i915_gem_obj_offset(obj, vm)); + intel_ring_emit(ring, 0); + intel_ring_emit(ring, MI_NOOP); + } + + __intel_ring_advance(ring); + } + + i915_gem_exec_dirty_object(obj, ring, vm); + +unpin: + i915_gem_obj_to_vma(obj, vm)->pin_count--; + return ret; +} diff --git a/drivers/gpu/drm/i915/intel_lrc.c b/drivers/gpu/drm/i915/intel_lrc.c index fcb074b..5481638 100644 --- a/drivers/gpu/drm/i915/intel_lrc.c +++ b/drivers/gpu/drm/i915/intel_lrc.c @@ -559,7 +559,7 @@ static int execlists_context_queue(struct intel_engine_cs *ring, return 0; } -static int logical_ring_invalidate_all_caches(struct intel_ringbuffer *ringbuf, +int logical_ring_invalidate_all_caches(struct intel_ringbuffer *ringbuf, struct intel_context *ctx) { struct intel_engine_cs *ring = ringbuf->ring; diff --git a/drivers/gpu/drm/i915/intel_lrc.h b/drivers/gpu/drm/i915/intel_lrc.h index adb731e4..80a873b 100644 --- a/drivers/gpu/drm/i915/intel_lrc.h +++ b/drivers/gpu/drm/i915/intel_lrc.h @@ -42,6 +42,8 @@ int intel_logical_rings_init(struct drm_device *dev); int logical_ring_flush_all_caches(struct intel_ringbuffer *ringbuf, struct intel_context *ctx); +int logical_ring_invalidate_all_caches(struct intel_ringbuffer *ringbuf, + struct intel_context *ctx); /** * intel_logical_ring_advance() - advance the ringbuffer tail * @ringbuf: Ringbuffer to advance.