diff mbox

[3/6] drm/i915: Set csc coefficients in update_pipe_size.

Message ID 1437657942.3604.19.camel@gmail.com (mailing list archive)
State New, archived
Headers show

Commit Message

Ander Conselvan de Oliveira July 23, 2015, 1:25 p.m. UTC 
On Tue, 2015-07-21 at 13:28 +0200, Maarten Lankhorst wrote:
This might not have been set during boot, and when we preserve
the initial mode this can result in a black screen.


Cc: Daniel Stone <daniels@collabora.com>
Signed-off-by: Maarten Lankhorst <maarten.lankhorst@linux.intel.com>
---
 drivers/gpu/drm/i915/intel_display.c | 3 +++
 1 file changed, 3 insertions(+)



Reviewed-by: Ander Conselvan de Oliveira <conselvan2@gmail.com>
diff mbox

Patch

diff --git a/drivers/gpu/drm/i915/intel_display.c b/drivers/gpu/drm/i915/intel_display.c
index def9444eeae2..443328033981 100644
--- a/drivers/gpu/drm/i915/intel_display.c
+++ b/drivers/gpu/drm/i915/intel_display.c
@@ -3277,6 +3277,9 @@  static void intel_update_pipe_size(struct intel_crtc *crtc)
 	if (!i915.fastboot)
 		return;
 
+	if (HAS_DDI(dev))
+		intel_set_pipe_csc(&crtc->base);
+
 	/*
 	 * Update pipe size and adjust fitter if needed: the reason for this is
 	 * that in compute_mode_changes we check the native mode (not the pfit