From patchwork Wed Oct 7 15:32:02 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?b?VmlsbGUgU3lyasOkbMOk?= X-Patchwork-Id: 7346301 Return-Path: X-Original-To: patchwork-intel-gfx@patchwork.kernel.org Delivered-To: patchwork-parsemail@patchwork2.web.kernel.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.136]) by patchwork2.web.kernel.org (Postfix) with ESMTP id A0C47BEEA4 for ; Wed, 7 Oct 2015 15:32:12 +0000 (UTC) Received: from mail.kernel.org (localhost [127.0.0.1]) by mail.kernel.org (Postfix) with ESMTP id AED5B20613 for ; Wed, 7 Oct 2015 15:32:11 +0000 (UTC) Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) by mail.kernel.org (Postfix) with ESMTP id C03AC205F7 for ; Wed, 7 Oct 2015 15:32:10 +0000 (UTC) Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id 97F936E2CD; Wed, 7 Oct 2015 08:32:08 -0700 (PDT) X-Original-To: intel-gfx@lists.freedesktop.org Delivered-To: intel-gfx@lists.freedesktop.org Received: from mga03.intel.com (mga03.intel.com [134.134.136.65]) by gabe.freedesktop.org (Postfix) with ESMTP id CCAE96E2CD; Wed, 7 Oct 2015 08:32:06 -0700 (PDT) Received: from orsmga001.jf.intel.com ([10.7.209.18]) by orsmga103.jf.intel.com with ESMTP; 07 Oct 2015 08:32:06 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.17,649,1437462000"; d="scan'208,223";a="786762102" Received: from stinkbox.fi.intel.com (HELO stinkbox) ([10.237.72.174]) by orsmga001.jf.intel.com with SMTP; 07 Oct 2015 08:32:03 -0700 Received: by stinkbox (sSMTP sendmail emulation); Wed, 07 Oct 2015 18:32:02 +0300 Date: Wed, 7 Oct 2015 18:32:02 +0300 From: Ville =?iso-8859-1?Q?Syrj=E4l=E4?= To: Nick Bowler Message-ID: <20151007153202.GN26517@intel.com> References: <20151007115850.GE26517@intel.com> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: User-Agent: Mutt/1.5.23 (2014-03-12) Cc: intel-gfx@lists.freedesktop.org, linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org Subject: Re: [Intel-gfx] PROBLEM: Intel VGA output busticated on 4.3-rc2 (regression) X-BeenThere: intel-gfx@lists.freedesktop.org X-Mailman-Version: 2.1.18 Precedence: list List-Id: Intel graphics driver community testing & development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: intel-gfx-bounces@lists.freedesktop.org Sender: "Intel-gfx" X-Spam-Status: No, score=-4.2 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_MED, T_RP_MATCHES_RCVD, UNPARSEABLE_RELAY autolearn=unavailable version=3.3.1 X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP On Wed, Oct 07, 2015 at 10:29:22AM -0400, Nick Bowler wrote: > On 10/7/15, Ville Syrjälä wrote: > > On Tue, Oct 06, 2015 at 11:42:33AM -0400, Nick Bowler wrote: > >> On 9/24/15, Nick Bowler wrote: > >> > Testing out 4.3-rc2, first thing I notice is that the VGA output is > >> > not working. Specifically, the display is continuously powering on > >> > and off -- at no point is any image visible on the screen (I am > >> > expecting to see the console output). The display connected to the > >> > HDMI output is working fine. > [...] > >> b8afb9113c519a8bd742f7df8c424b0af69a75cd is the first bad commit > >> commit b8afb9113c519a8bd742f7df8c424b0af69a75cd > >> Author: Ville Syrjälä > >> Date: Mon Jun 29 15:25:48 2015 +0300 > >> > >> drm/i915: Keep GMCH DPLL VGA mode always disabled > [...] > > @@ -1790,13 +1790,13 @@ static void i9xx_disable_pll(struct intel_crtc > > *crtc) > > /* Make sure the pipe isn't still relying on us */ > > assert_pipe_disabled(dev_priv, pipe); > > > > - I915_WRITE(DPLL(pipe), 0); > > + I915_WRITE(DPLL(pipe), DPLL_VGA_MODE_DIS); > > POSTING_READ(DPLL(pipe)); > > } > > > > > > That hunk is the only relevant part for your machine. Can you try to revert > > just that manually? > > > > But I'm really surprised that would have any effect since we only used > > to enable "VGA mode" when the DPLL is off. And when the DPLL is off, > > there's nothing on the screen anyway. > > Nevertheless, manually reverting just that hunk seems to fix it. Hmm. You said VGA has the problem, but HDMI does not. Was the problem happening even when you have both displays enabled at the same time, or just when VGA was enabled alone? I've attached two potential patches that might help. Can you give a try to just patch 1, and if that alone doesn't help then both patches together? From 78ee4cbf2560891e59e6ae58fbcd197a34012819 Mon Sep 17 00:00:00 2001 From: =?UTF-8?q?Ville=20Syrj=C3=A4l=C3=A4?= Date: Wed, 7 Oct 2015 18:27:33 +0300 Subject: [PATCH 2/2] enable VGA mode before P1/P2 write --- drivers/gpu/drm/i915/intel_display.c | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/drivers/gpu/drm/i915/intel_display.c b/drivers/gpu/drm/i915/intel_display.c index f4fdff9..036550f 100644 --- a/drivers/gpu/drm/i915/intel_display.c +++ b/drivers/gpu/drm/i915/intel_display.c @@ -1743,6 +1743,12 @@ static void i9xx_enable_pll(struct intel_crtc *crtc) I915_READ(DPLL(!crtc->pipe)) | DPLL_DVO_2X_MODE); } + /* + * Apparently we need to have VGA mode enabled + * prior to writing P1/P2, otherwise they won't take. + */ + I915_WRITE(reg, 0); + I915_WRITE(reg, dpll); /* Wait for the clocks to stabilize. */ -- 2.4.9