diff mbox

[i-g-t] tools/intel_vbt_decode: Fix HDMI level shifter and max data rate bitfield sizes

Message ID 20171027201739.3683-1-ville.syrjala@linux.intel.com (mailing list archive)
State New, archived
Headers show

Commit Message

Ville Syrjälä Oct. 27, 2017, 8:17 p.m. UTC
From: Ville Syrjälä <ville.syrjala@linux.intel.com>

The HDMI level shifter value should be 5 bits and the max data rate 3 bits.

Cc: Jani Nikula <jani.nikula@intel.com>
Reported-by: Jani Nikula <jani.nikula@intel.com>
Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
---
 tools/intel_vbt_defs.h | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

Comments

Jani Nikula Oct. 27, 2017, 8:39 p.m. UTC | #1
On Fri, 27 Oct 2017, Ville Syrjala <ville.syrjala@linux.intel.com> wrote:
> From: Ville Syrjälä <ville.syrjala@linux.intel.com>
>
> The HDMI level shifter value should be 5 bits and the max data rate 3 bits.
>
> Cc: Jani Nikula <jani.nikula@intel.com>
> Reported-by: Jani Nikula <jani.nikula@intel.com>
> Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>

Reviewed-by: Jani Nikula <jani.nikula@intel.com>

> ---
>  tools/intel_vbt_defs.h | 4 ++--
>  1 file changed, 2 insertions(+), 2 deletions(-)
>
> diff --git a/tools/intel_vbt_defs.h b/tools/intel_vbt_defs.h
> index 404569c9fdfc..27da765eb0db 100644
> --- a/tools/intel_vbt_defs.h
> +++ b/tools/intel_vbt_defs.h
> @@ -334,8 +334,8 @@ struct child_device_config {
>  			u8 i2c_speed;
>  			u8 dp_onboard_redriver;			/* 158 */
>  			u8 dp_ondock_redriver;			/* 158 */
> -			u8 hdmi_level_shifter_value:4;		/* 169 */
> -			u8 hdmi_max_data_rate:4;		/* 204 */
> +			u8 hdmi_level_shifter_value:5;		/* 169 */
> +			u8 hdmi_max_data_rate:3;		/* 204 */
>  			u16 dtd_buf_ptr;			/* 161 */
>  			u8 edidless_efp:1;			/* 161 */
>  			u8 compression_enable:1;		/* 198 */
diff mbox

Patch

diff --git a/tools/intel_vbt_defs.h b/tools/intel_vbt_defs.h
index 404569c9fdfc..27da765eb0db 100644
--- a/tools/intel_vbt_defs.h
+++ b/tools/intel_vbt_defs.h
@@ -334,8 +334,8 @@  struct child_device_config {
 			u8 i2c_speed;
 			u8 dp_onboard_redriver;			/* 158 */
 			u8 dp_ondock_redriver;			/* 158 */
-			u8 hdmi_level_shifter_value:4;		/* 169 */
-			u8 hdmi_max_data_rate:4;		/* 204 */
+			u8 hdmi_level_shifter_value:5;		/* 169 */
+			u8 hdmi_max_data_rate:3;		/* 204 */
 			u16 dtd_buf_ptr;			/* 161 */
 			u8 edidless_efp:1;			/* 161 */
 			u8 compression_enable:1;		/* 198 */