From patchwork Tue Dec 11 10:36:27 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Chunming Zhou X-Patchwork-Id: 10723495 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id 24AE21869 for ; Tue, 11 Dec 2018 10:37:21 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 13110299A3 for ; Tue, 11 Dec 2018 10:37:21 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id 06FA92A0EB; Tue, 11 Dec 2018 10:37:21 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-5.2 required=2.0 tests=BAYES_00,MAILING_LIST_MULTI, RCVD_IN_DNSWL_MED autolearn=ham version=3.3.1 Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher DHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.wl.linuxfoundation.org (Postfix) with ESMTPS id 3DB55299A3 for ; Tue, 11 Dec 2018 10:37:20 +0000 (UTC) Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id A69E26E0E4; Tue, 11 Dec 2018 10:37:18 +0000 (UTC) X-Original-To: intel-gfx@lists.freedesktop.org Delivered-To: intel-gfx@lists.freedesktop.org Received: from NAM03-DM3-obe.outbound.protection.outlook.com (mail-dm3nam03on062b.outbound.protection.outlook.com [IPv6:2a01:111:f400:fe49::62b]) by gabe.freedesktop.org (Postfix) with ESMTPS id D9EEC6E0E2; Tue, 11 Dec 2018 10:37:14 +0000 (UTC) Received: from SN1PR12CA0074.namprd12.prod.outlook.com (2603:10b6:802:20::45) by SN1PR12MB0848.namprd12.prod.outlook.com (2a01:111:e400:c45c::30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.1404.19; Tue, 11 Dec 2018 10:37:11 +0000 Received: from BY2NAM03FT031.eop-NAM03.prod.protection.outlook.com (2a01:111:f400:7e4a::209) by SN1PR12CA0074.outlook.office365.com (2603:10b6:802:20::45) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.1404.21 via Frontend Transport; Tue, 11 Dec 2018 10:37:11 +0000 Received-SPF: None (protection.outlook.com: amd.com does not designate permitted sender hosts) Received: from SATLEXCHOV01.amd.com (165.204.84.17) by BY2NAM03FT031.mail.protection.outlook.com (10.152.84.216) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.1425.16 via Frontend Transport; Tue, 11 Dec 2018 10:37:10 +0000 Received: from zhoucm1.amd.com (10.34.1.3) by SATLEXCHOV01.amd.com (10.181.40.71) with Microsoft SMTP Server id 14.3.389.1; Tue, 11 Dec 2018 04:37:09 -0600 From: Chunming Zhou To: , , , Date: Tue, 11 Dec 2018 18:36:27 +0800 Message-ID: <20181211103627.25985-8-david1.zhou@amd.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20181211103627.25985-1-david1.zhou@amd.com> References: <20181211103627.25985-1-david1.zhou@amd.com> MIME-Version: 1.0 X-EOPAttributedMessage: 0 X-MS-Office365-Filtering-HT: Tenant X-Forefront-Antispam-Report: CIP:165.204.84.17; IPV:NLI; CTRY:US; EFV:NLI; SFV:NSPM; SFS:(10009020)(39860400002)(136003)(346002)(376002)(396003)(2980300002)(428003)(199004)(189003)(14444005)(53936002)(6666004)(356004)(2201001)(2616005)(8936002)(476003)(68736007)(186003)(486006)(126002)(50226002)(8676002)(5820100001)(1076002)(26005)(76176011)(5660300001)(81166006)(81156014)(2870700001)(36756003)(66574011)(105586002)(305945005)(97736004)(106466001)(53416004)(446003)(450100002)(4326008)(11346002)(50466002)(4744004)(47776003)(2906002)(77096007)(104016004)(426003)(23676004)(54906003)(110136005)(7696005)(86362001)(575784001)(72206003)(478600001)(316002)(336012); DIR:OUT; SFP:1101; SCL:1; SRVR:SN1PR12MB0848; H:SATLEXCHOV01.amd.com; FPR:; SPF:None; LANG:en; PTR:InfoDomainNonexistent; A:1; MX:1; X-Microsoft-Exchange-Diagnostics: 1; BY2NAM03FT031; 1:RdOB2TEKouUV8QhpRXUoG2ZblAm06/mIw87AHtmDqmCN7WwRwyHT+OX/uIEt6odeFOBeFegdfitgJGzFx8MFoCbe+J1Q2cAb2tcDuho/UVQxMYOmk0ruYmCq9vjaa2W1 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 73c66cf2-e0bf-4832-0007-08d65f549b73 X-Microsoft-Antispam: BCL:0; PCL:0; RULEID:(2390098)(7020095)(4652040)(8989299)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(5600074)(711020)(2017052603328)(7153060); SRVR:SN1PR12MB0848; X-Microsoft-Exchange-Diagnostics: 1; SN1PR12MB0848; 3:bdNA0QdY3Xp9niTQvkd9QICMH9qEV72U5HwKkbfOZ+ZuT0mgzrc0V5QYFj9ppv6I99S8o0jolo8xvvndlJn/p6zLoCZs7xiOFAaUi5N8+q165PhcgdY7Mf/McGDuE7qk/yUCk1Om4SgqtDQccJetxp4q5zojvketx5Qew2xKBBC/SkMAE+Vm8+eLspPasemXWYBUlJBrAKr0Yh8Ub0b0dTyr+HLR5ddKkys+qDQSeVMZqSTRQPpc6WqLWbhoXN6v/sIcuPcLo40G1TLN7T4L43QlIbdUwTG2a/zN5RaKF2LV0W4ZytCJBw1lG5np14M9cxSTZmgrfDvUXKEcmP/vnU0QdkabumOkiSwwq3qb6Tw=; 25:A+oQCHjbjo4a/8C5Lr0kM3exYV00fdf1QXTviE5hf5xGd/d5KOwvFPFfPGtgpuFwfliWVUwtX2ozJ6ZB1ZFaL0gk4xKl8oe8KEXDGEgsGAe3SR4GwYyvVlzbyefU5znyv9DHnmvpBmQcLTzK+fffYmYrScmkNVucpskbnZ5GyJlGCGVXme3bj7vduJQVPFAU++IYLoiPW3owauX3/G9Hsphb3Qzl2IlgFvODywAXfbyToaAvC6Ykhnn7J1yLAAiBeOH787AoomOTywxtRvqDTa2UGtWCqC0BRrC7m8jmUdmNtB+lJhkerOskVZHuqGXrp0QlP367KTosVtcNZPPDXuTEs4ZixECwBBRF4jS8wL8= X-MS-TrafficTypeDiagnostic: SN1PR12MB0848: X-Microsoft-Exchange-Diagnostics: 1; SN1PR12MB0848; 31:OLbj+XNCGotnEDUhOqgx/WTSscDY+MWS5TfB8JjTJ6ibBLeFmVKmgp7F+obNg6lm+VcG2Y0sKzsucJuMwaq1YKb/rDojTNPDiFcprHlRYU2bOgFJkuxwro5+YAQjTKmNV5AhbkTSb49N+AQLzKFo1Z+iD+hlgvr9xmfQ3afAlo/LO4vyZrT0j/a5t/LYRbypdoHnRa6g7Tb7/HE7S1n+JLBW8NgG2LnNr0g8Q3pwxF4=; 20:cXB3P4d7J/GbljxajsM34hr3IGLD1GwW5anFX75ZzRE3TR5EyPBNIVEeaqsRi1JgjFF7c6wjq/txhWx1sbIuSQY1erJHEjxgBjdKECV4rLbqkt75HsHeiz9X9Ar/tD/aH3q69YVeVi+S2P2zfWeeZcifyffacKJrKfiQS9Aoeg+y5jKsCf4iTG1MwV09YGGU9KckT+zxF7/n2A8y4V+qtkbycaeLEQhVwuDQ1m3iaq8VQD9S2wsEb1JrFUEmqRY6V0egcyqMNOhXdXv9rAIxDt424YFAAWEuttK92dhdWlC68s0BMEX1Le4xqF0eUT4NzheZCdP5z7Yqn5G/H+iJaaE+UoLQI0vk33iK0n/t8HLTYvC3ovVp002fOXXwG/H20lotzUM8w/tYNMV4E4fbAwxhJGXYsCcygEyLUFAOAYGlEoWOgx0ksJ3KT/tKnQsRthCBo5KMHZ2sY6l4CG/2whlmtG/Zx6HQ4HKEkHc5MaXmqmaiAr7VLXtpRfStoy0l X-Microsoft-Antispam-PRVS: X-MS-Exchange-SenderADCheck: 1 X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(8211001083)(3230017)(999002)(6040522)(2401047)(8121501046)(5005006)(93006095)(93003095)(3231472)(944501520)(52105112)(3002001)(10201501046)(6055026)(148016)(149066)(150057)(6041310)(20161123562045)(20161123558120)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(20161123560045)(20161123564045)(201708071742011)(7699051)(76991095); SRVR:SN1PR12MB0848; BCL:0; PCL:0; RULEID:; SRVR:SN1PR12MB0848; X-Microsoft-Exchange-Diagnostics: 1; SN1PR12MB0848; 4:bA591qSGbovodMT80y5NxZ7HJADcioW0krKRz+VItpRM5l1DCktpIBCHLwhtfHi2GKE4ByTpkbdlJ9riPpH6api+sQiKE9C5NIcOiudp4CoANYobjwmcXr92R+LJ1SxSZRSfwkX089xVm7iAb+LcLsljgbdB/wi7kMte1nNsFD3f9QLWwidFICREQTeV7pUcie8reSWrcXDmSdkmlOrkM7fQb0iT/32XKbuMr7qZKCHQqaEPL14yU1lBHPGyGyBQf+iNpT7FBMao2OD9x8NWkw== X-Forefront-PRVS: 08831F51DC X-Microsoft-Exchange-Diagnostics: =?utf-8?q?1=3BSN1PR12MB0848=3B23=3ADGj382s?= =?utf-8?q?p9oImkmcWEbi63YDYti28zY9qkSd6IQeMjJp3I0UvbFu3BtQ9yQ73TdDhuPcU5LDj?= =?utf-8?q?2SlU/ZLwnp7sGkirsyKbPcIAmtpXD7iZf4/Dr3DYBW5kzvscoU1m/vSBD1HSMpiik?= =?utf-8?q?UGK2iZ3SdDObGWOnqzT8wJ4vVbjI/1F9/IiVuj5KBLiD1AmOrh/57AMkkXhHUarI/?= =?utf-8?q?okA2zy6AdGVyUGCAgrxvWJJJLzHPj82Tqd/B12MuNFcINQh766a/JNvECv4GjA+wD?= =?utf-8?q?EvBwjDbU9YdsFdPVNsKU7Z+823Zpl0AxEazxu617tjliIfDOHv8MLfOS0k9Hm/622?= =?utf-8?q?JfPPTYTCb3O2YcsKBaE4pbD+uXKvy72WteUzADuIUmr6qydbeLcanRwpXYPD7mHmW?= =?utf-8?q?DiD0565fL61aAUrmaHorYes/+zlp7tf8DYlAYRW0yWcWFZCXqxlV6Q26n3Js2kIdU?= =?utf-8?q?Pi9/9atSPW7F+nIvUbdclNNdTvm5O5x03STh+yNpUaQZ5Q5so2X54+41Da6SO/r26?= =?utf-8?q?4EXHcxtGHN8pLhuAG5gRI84Lhf59c+b2eKTT6uMdK+3SaWohAnvLG8HJzDdhUB3di?= =?utf-8?q?lef3yqJ3shknxsgkykO9ux4V3HgOqNKXY5iyjg5+CqgD6RLFivgyTnztzdC+DF4Z7?= =?utf-8?q?k/w1kI4yyUAfrEOtaUq9TBs1PGSObNof2SDmGPG5DCQ2gZ4UEelvFY0MoxmASPh2d?= =?utf-8?q?7x2E9sC0t8AcrwPwZUPCc1URg8DAH4ZE1Pk33voJxDG0jpzx3VBdlkG2eJREv/IJk?= =?utf-8?q?K0nAAzzIK+5gkkLUQ7G4wIklNtNGnrPsfrq5DpHJG81rqW/HkUpNlFx2OyUycmZC4?= =?utf-8?q?qjF3tpz5tZltoa2PUwoPG4KcoByJhVXHfu1PP6H7UC1iJnQJjz0HeHeeCeXOHuWHD?= =?utf-8?q?hmaYqrTnx4WoxYxSmIkweqVqX/Xv7T6OPErQ04pxt8PLKfRMrN6JCSbQlcXEWBDQ8?= =?utf-8?q?IDcCKYPOBsnA8yAEUm8DwbjP6bwWEJZopPHaISVrOp/2StQH1+CWKXcMlZAljn2CQ?= =?utf-8?q?YLEn1Leer3RzhPeClk+l/3QBTvJFsGaSNBsYugVelacTjHoE0hnkHL67iFcJ8rFpj?= =?utf-8?q?A3Z1NOEGwLribw7blxw3Ac4YFeocmxaJR9aog1w/TN0S1B/GCwB4sfDAiLBqO3fIz?= =?utf-8?q?3aA5F+u6oZpgVYjtAbPfFv552ZesarRWy10KmxG2iPmp65AuVzBPWtWbn2bVZ0gsB?= =?utf-8?q?cdA9RHy109rXfYgCVFeIUf22pDDwEV6GJe1U+H1TGW2r0+b+elF0R6e3boKniMef+?= =?utf-8?q?gOG5b1Vla09l9qjI=3D?= X-Microsoft-Antispam-Message-Info: i9RfYhu84Onk0gwKCjVGtSTbkBGpVKQiHgTOjDpS/h1efAZYKFQZ9UbgdbJsxtLmPG3bmISFTtHeopVgm/qnbES3iMhXFMfxI9YWtSnMUw4qcWudsd+vz6RbsLrPmrFTmXnj2h6aAvvQeKkX+iS3I6vP0hiLWb6Eecv0xRLq/9WPfc1dUGPyH1YsXLXA3/N3nQXC1Mx4v40VWKZj6zMb9JVsFq4pxfyAuWh/T1GnsF0OsLOhXfwFxiHJHMYTLFn9C218TUcfRemPQF9H6T3yKlsPnLKrMr2doQHcBxm5ekeT9/TKJPzdU64PEeaFVaEK X-Microsoft-Exchange-Diagnostics: 1; SN1PR12MB0848; 6:EN/i9tkyx/P1u7ixadELWXghDij5clUI+81lD9of4kPQaNLQdQG663gaZwyRs46cKaxYwYomqbqIYj2d4mlmxv1i61Nwf5g+9TYslx5FAWCct/UPwFCKHZxF2nv9oBz+dIf2ZexxoH9blhqrNajEIr20k5QPytprXTI+mJg7UmFGqykYS87wPhWBn0DmIRT5N238+Cetz7nGSBdfRcghLIP0mtsn55B5IxjVD4T9WTIlf5ziqRg6Y9osOY6D3Q0fxhv547a8yyCEsGk9sSBOasJHRc2JfPaR0ybc2x0iRDNTLUk5l/wKMqkxvz+FfSdQVLDqi1bwuIcsA8RQcHdK8cRSXR/R+8l1imYaxBJZ213EO4GN5CqUxfj2lSlEYt92POTSSrlpPOPVNOVOPgoMZnJa4zBzPIrW3QBv8y100ZP7mm+Ad2bDwgxHfvj9GqAveaCFM+0ySMfTudMer+5nsvq539wik+vyS22qnh30b4o=; 5:unY5/qUcRW6lz+PxJNhTKfsupoSvJx7vw0zRkMVZ981ZFQut9W2DvSFX6JqsC+YZyPo1kET9ucP72/XEHRn7FD/oagIUily4Qlt+ETgPlLkWlv5IIiCvMraBbeXJCuK9V6F/T8nzsd2Yrv8/LF5AHvCQZ6fBkBmsQ5iEodxuV4Q=; 7:6HO9/ImJdTp7QC2Cb45bBI7TJ22pb4NuxdP9pz6GP/cdE8SxDqJ9lQeNOMal9bXgIqdP/K/ssS9W16ZxXj57VLEWRPMjd5gP8xxPLs8nBKMMgrkildHlAOguWPbIIS1nBT1rqGCSEg2go1b1xn27Cw== SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-Microsoft-Exchange-Diagnostics: 1; SN1PR12MB0848; 20:wJsUH41wt7U7c+9148wjgSlPRTTKGZFAp+Ico0XYvVpN/Qq2Ov+B9JmbcDNcxrO7+vqvvC5fSm3oSXX8of4GdE7RmurAKwD7rY6JdDYag7P0AXG6kiS/Y9p+DC0sdtxM1s+lDAxFCPH2gNPldfo234uWERa5mkJVM9+Rnzq+fLjX9T+u13HP8MlLxTghNPc0SO/tzpNZtqmjO9djtoalTIyoFrvYUrWPDyq84V8CaaP6pCVJhJkkKRP6VJagvrxW X-OriginatorOrg: amd.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 Dec 2018 10:37:10.6900 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 73c66cf2-e0bf-4832-0007-08d65f549b73 X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=3dd8961f-e488-4e60-8e11-a82d994e183d; Ip=[165.204.84.17]; Helo=[SATLEXCHOV01.amd.com] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: SN1PR12MB0848 Subject: [Intel-gfx] [PATCH libdrm 8/8] add syncobj timeline tests v3 X-BeenThere: intel-gfx@lists.freedesktop.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: Intel graphics driver community testing & development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Chunming Zhou , =?utf-8?q?Christian_K=C3=B6nig?= Errors-To: intel-gfx-bounces@lists.freedesktop.org Sender: "Intel-gfx" X-Virus-Scanned: ClamAV using ClamSMTP v2: drop DRM_SYNCOBJ_CREATE_TYPE_TIMELINE, fix timeout calculation, fix some warnings v3: add export/import and cpu signal testing cases Signed-off-by: Chunming Zhou Signed-off-by: Christian König --- tests/amdgpu/Makefile.am | 3 +- tests/amdgpu/amdgpu_test.c | 12 ++ tests/amdgpu/amdgpu_test.h | 21 +++ tests/amdgpu/meson.build | 2 +- tests/amdgpu/syncobj_tests.c | 290 +++++++++++++++++++++++++++++++++++ 5 files changed, 326 insertions(+), 2 deletions(-) create mode 100644 tests/amdgpu/syncobj_tests.c diff --git a/tests/amdgpu/Makefile.am b/tests/amdgpu/Makefile.am index 447ff217..d3fbe2bb 100644 --- a/tests/amdgpu/Makefile.am +++ b/tests/amdgpu/Makefile.am @@ -33,4 +33,5 @@ amdgpu_test_SOURCES = \ vcn_tests.c \ uve_ib.h \ deadlock_tests.c \ - vm_tests.c + vm_tests.c \ + syncobj_tests.c diff --git a/tests/amdgpu/amdgpu_test.c b/tests/amdgpu/amdgpu_test.c index ebf44098..ff1448f3 100644 --- a/tests/amdgpu/amdgpu_test.c +++ b/tests/amdgpu/amdgpu_test.c @@ -56,6 +56,7 @@ #define UVD_ENC_TESTS_STR "UVD ENC Tests" #define DEADLOCK_TESTS_STR "Deadlock Tests" #define VM_TESTS_STR "VM Tests" +#define SYNCOBJ_TIMELINE_TESTS_STR "SYNCOBJ TIMELINE Tests" /** * Open handles for amdgpu devices @@ -116,6 +117,12 @@ static CU_SuiteInfo suites[] = { .pCleanupFunc = suite_vm_tests_clean, .pTests = vm_tests, }, + { + .pName = SYNCOBJ_TIMELINE_TESTS_STR, + .pInitFunc = suite_syncobj_timeline_tests_init, + .pCleanupFunc = suite_syncobj_timeline_tests_clean, + .pTests = syncobj_timeline_tests, + }, CU_SUITE_INFO_NULL, }; @@ -165,6 +172,11 @@ static Suites_Active_Status suites_active_stat[] = { .pName = VM_TESTS_STR, .pActive = suite_vm_tests_enable, }, + { + .pName = SYNCOBJ_TIMELINE_TESTS_STR, + .pActive = suite_syncobj_timeline_tests_enable, + }, + }; diff --git a/tests/amdgpu/amdgpu_test.h b/tests/amdgpu/amdgpu_test.h index af81eea8..24d64b64 100644 --- a/tests/amdgpu/amdgpu_test.h +++ b/tests/amdgpu/amdgpu_test.h @@ -194,6 +194,27 @@ CU_BOOL suite_vm_tests_enable(void); */ extern CU_TestInfo vm_tests[]; +/** + * Initialize syncobj timeline test suite + */ +int suite_syncobj_timeline_tests_init(); + +/** + * Deinitialize syncobj timeline test suite + */ +int suite_syncobj_timeline_tests_clean(); + +/** + * Decide if the suite is enabled by default or not. + */ +CU_BOOL suite_syncobj_timeline_tests_enable(void); + +/** + * Tests in syncobj timeline test suite + */ +extern CU_TestInfo syncobj_timeline_tests[]; + + /** * Helper functions */ diff --git a/tests/amdgpu/meson.build b/tests/amdgpu/meson.build index 4c1237c6..3ceec715 100644 --- a/tests/amdgpu/meson.build +++ b/tests/amdgpu/meson.build @@ -24,7 +24,7 @@ if dep_cunit.found() files( 'amdgpu_test.c', 'basic_tests.c', 'bo_tests.c', 'cs_tests.c', 'vce_tests.c', 'uvd_enc_tests.c', 'vcn_tests.c', 'deadlock_tests.c', - 'vm_tests.c', + 'vm_tests.c', 'syncobj_tests.c', ), dependencies : [dep_cunit, dep_threads], include_directories : [inc_root, inc_drm, include_directories('../../amdgpu')], diff --git a/tests/amdgpu/syncobj_tests.c b/tests/amdgpu/syncobj_tests.c new file mode 100644 index 00000000..a0c627d7 --- /dev/null +++ b/tests/amdgpu/syncobj_tests.c @@ -0,0 +1,290 @@ +/* + * Copyright 2017 Advanced Micro Devices, Inc. + * + * Permission is hereby granted, free of charge, to any person obtaining a + * copy of this software and associated documentation files (the "Software"), + * to deal in the Software without restriction, including without limitation + * the rights to use, copy, modify, merge, publish, distribute, sublicense, + * and/or sell copies of the Software, and to permit persons to whom the + * Software is furnished to do so, subject to the following conditions: + * + * The above copyright notice and this permission notice shall be included in + * all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL + * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR + * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, + * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR + * OTHER DEALINGS IN THE SOFTWARE. + * +*/ + +#include "CUnit/Basic.h" + +#include "amdgpu_test.h" +#include "amdgpu_drm.h" +#include "amdgpu_internal.h" +#include + +static amdgpu_device_handle device_handle; +static uint32_t major_version; +static uint32_t minor_version; + +static void amdgpu_syncobj_timeline_test(void); + +CU_BOOL suite_syncobj_timeline_tests_enable(void) +{ + return CU_TRUE; +} + +int suite_syncobj_timeline_tests_init(void) +{ + int r; + + r = amdgpu_device_initialize(drm_amdgpu[0], &major_version, + &minor_version, &device_handle); + + if (r) { + if ((r == -EACCES) && (errno == EACCES)) + printf("\n\nError:%s. " + "Hint:Try to run this test program as root.", + strerror(errno)); + return CUE_SINIT_FAILED; + } + + return CUE_SUCCESS; +} + +int suite_syncobj_timeline_tests_clean(void) +{ + int r = amdgpu_device_deinitialize(device_handle); + + if (r == 0) + return CUE_SUCCESS; + else + return CUE_SCLEAN_FAILED; +} + + +CU_TestInfo syncobj_timeline_tests[] = { + { "syncobj timeline test", amdgpu_syncobj_timeline_test }, + CU_TEST_INFO_NULL, +}; + +#define GFX_COMPUTE_NOP 0xffff1000 +#define SDMA_NOP 0x0 +static int syncobj_command_submission_helper(uint32_t syncobj_handle, bool + wait_or_signal, uint64_t point) +{ + amdgpu_context_handle context_handle; + amdgpu_bo_handle ib_result_handle; + void *ib_result_cpu; + uint64_t ib_result_mc_address; + struct drm_amdgpu_cs_chunk chunks[2]; + struct drm_amdgpu_cs_chunk_data chunk_data; + struct drm_amdgpu_cs_chunk_syncobj syncobj_data; + struct amdgpu_cs_fence fence_status; + amdgpu_bo_list_handle bo_list; + amdgpu_va_handle va_handle; + uint32_t expired, flags; + int i, r; + uint64_t seq_no; + static uint32_t *ptr; + + r = amdgpu_cs_ctx_create(device_handle, &context_handle); + CU_ASSERT_EQUAL(r, 0); + + r = amdgpu_bo_alloc_and_map(device_handle, 4096, 4096, + AMDGPU_GEM_DOMAIN_GTT, 0, + &ib_result_handle, &ib_result_cpu, + &ib_result_mc_address, &va_handle); + CU_ASSERT_EQUAL(r, 0); + + r = amdgpu_get_bo_list(device_handle, ib_result_handle, NULL, + &bo_list); + CU_ASSERT_EQUAL(r, 0); + + ptr = ib_result_cpu; + + for (i = 0; i < 16; ++i) + ptr[i] = wait_or_signal ? GFX_COMPUTE_NOP: SDMA_NOP; + + chunks[0].chunk_id = AMDGPU_CHUNK_ID_IB; + chunks[0].length_dw = sizeof(struct drm_amdgpu_cs_chunk_ib) / 4; + chunks[0].chunk_data = (uint64_t)(uintptr_t)&chunk_data; + chunk_data.ib_data._pad = 0; + chunk_data.ib_data.va_start = ib_result_mc_address; + chunk_data.ib_data.ib_bytes = 16 * 4; + chunk_data.ib_data.ip_type = wait_or_signal ? AMDGPU_HW_IP_GFX : + AMDGPU_HW_IP_DMA; + chunk_data.ib_data.ip_instance = 0; + chunk_data.ib_data.ring = 0; + chunk_data.ib_data.flags = 0; + + chunks[1].chunk_id = wait_or_signal ? + AMDGPU_CHUNK_ID_SYNCOBJ_TIMELINE_WAIT : + AMDGPU_CHUNK_ID_SYNCOBJ_TIMELINE_SIGNAL; + chunks[1].length_dw = sizeof(struct drm_amdgpu_cs_chunk_syncobj) / 4; + chunks[1].chunk_data = (uint64_t)(uintptr_t)&syncobj_data; + syncobj_data.handle = syncobj_handle; + syncobj_data.point = point; + syncobj_data.flags = DRM_SYNCOBJ_WAIT_FLAGS_WAIT_FOR_SUBMIT; + + r = amdgpu_cs_submit_raw(device_handle, + context_handle, + bo_list, + 2, + chunks, + &seq_no); + CU_ASSERT_EQUAL(r, 0); + + + memset(&fence_status, 0, sizeof(struct amdgpu_cs_fence)); + fence_status.context = context_handle; + fence_status.ip_type = wait_or_signal ? AMDGPU_HW_IP_GFX: + AMDGPU_HW_IP_DMA; + fence_status.ip_instance = 0; + fence_status.ring = 0; + fence_status.fence = seq_no; + + r = amdgpu_cs_query_fence_status(&fence_status, + AMDGPU_TIMEOUT_INFINITE,0, &expired); + CU_ASSERT_EQUAL(r, 0); + + r = amdgpu_bo_list_destroy(bo_list); + CU_ASSERT_EQUAL(r, 0); + + r = amdgpu_bo_unmap_and_free(ib_result_handle, va_handle, + ib_result_mc_address, 4096); + CU_ASSERT_EQUAL(r, 0); + + r = amdgpu_cs_ctx_free(context_handle); + CU_ASSERT_EQUAL(r, 0); + + return r; +} + +struct syncobj_point { + uint32_t syncobj_handle; + uint64_t point; +}; + +static void *syncobj_wait(void *data) +{ + struct syncobj_point *sp = (struct syncobj_point *)data; + int r; + + r = syncobj_command_submission_helper(sp->syncobj_handle, true, + sp->point); + CU_ASSERT_EQUAL(r, 0); + + return (void *)(long)r; +} + +static void *syncobj_signal(void *data) +{ + struct syncobj_point *sp = (struct syncobj_point *)data; + int r; + + r = syncobj_command_submission_helper(sp->syncobj_handle, false, + sp->point); + CU_ASSERT_EQUAL(r, 0); + + return (void *)(long)r; +} + +static void amdgpu_syncobj_timeline_test(void) +{ + static pthread_t wait_thread; + static pthread_t signal_thread; + static pthread_t c_thread; + struct syncobj_point sp1, sp2, sp3; + uint32_t syncobj_handle; + uint64_t payload; + uint64_t wait_point, signal_point; + uint64_t timeout; + struct timespec tp; + int r, sync_fd; + void *tmp; + + r = amdgpu_cs_create_syncobj2(device_handle, 0, &syncobj_handle); + CU_ASSERT_EQUAL(r, 0); + + // wait on point 5 + sp1.syncobj_handle = syncobj_handle; + sp1.point = 5; + r = pthread_create(&wait_thread, NULL, syncobj_wait, &sp1); + CU_ASSERT_EQUAL(r, 0); + + // signal on point 10 + sp2.syncobj_handle = syncobj_handle; + sp2.point = 10; + r = pthread_create(&signal_thread, NULL, syncobj_signal, &sp2); + CU_ASSERT_EQUAL(r, 0); + + r = pthread_join(wait_thread, &tmp); + CU_ASSERT_EQUAL(r, 0); + CU_ASSERT_EQUAL(tmp, 0); + + r = pthread_join(signal_thread, &tmp); + CU_ASSERT_EQUAL(r, 0); + CU_ASSERT_EQUAL(tmp, 0); + + //query timeline payload + r = amdgpu_cs_syncobj_query(device_handle, &syncobj_handle, + &payload, 1); + CU_ASSERT_EQUAL(r, 0); + CU_ASSERT_EQUAL(payload, 10); + + //signal on point 16 + sp3.syncobj_handle = syncobj_handle; + sp3.point = 16; + r = pthread_create(&c_thread, NULL, syncobj_signal, &sp3); + CU_ASSERT_EQUAL(r, 0); + //CPU wait on point 16 + wait_point = 16; + timeout = 0; + clock_gettime(CLOCK_MONOTONIC, &tp); + timeout = tp.tv_sec * 1000000000ULL + tp.tv_nsec; + timeout += 0x10000000000; //10s + r = amdgpu_cs_syncobj_timeline_wait(device_handle, &syncobj_handle, + &wait_point, 1, timeout, + DRM_SYNCOBJ_WAIT_FLAGS_WAIT_ALL | + DRM_SYNCOBJ_WAIT_FLAGS_WAIT_FOR_SUBMIT, + NULL); + + CU_ASSERT_EQUAL(r, 0); + r = pthread_join(c_thread, &tmp); + CU_ASSERT_EQUAL(r, 0); + CU_ASSERT_EQUAL(tmp, 0); + + // export point 16 and import to point 18 + r = amdgpu_cs_syncobj_export_sync_file2(device_handle, syncobj_handle, + 16, + DRM_SYNCOBJ_WAIT_FLAGS_WAIT_FOR_SUBMIT, + &sync_fd); + CU_ASSERT_EQUAL(r, 0); + r = amdgpu_cs_syncobj_import_sync_file2(device_handle, syncobj_handle, + 18, sync_fd); + CU_ASSERT_EQUAL(r, 0); + r = amdgpu_cs_syncobj_query(device_handle, &syncobj_handle, + &payload, 1); + CU_ASSERT_EQUAL(r, 0); + CU_ASSERT_EQUAL(payload, 18); + + // CPU signal on point 20 + signal_point = 20; + r = amdgpu_cs_syncobj_timeline_signal(device_handle, &syncobj_handle, + &signal_point, 1); + CU_ASSERT_EQUAL(r, 0); + r = amdgpu_cs_syncobj_query(device_handle, &syncobj_handle, + &payload, 1); + CU_ASSERT_EQUAL(r, 0); + CU_ASSERT_EQUAL(payload, 20); + + r = amdgpu_cs_destroy_syncobj(device_handle, syncobj_handle); + CU_ASSERT_EQUAL(r, 0); + +}