diff mbox series

[2/2] drm/i915: Add missing GSCCS documentation

Message ID 20230926165107.23440-2-rodrigo.vivi@intel.com (mailing list archive)
State New, archived
Headers show
Series [1/2] drm/i915: Add missing CCS documentation | expand

Commit Message

Rodrigo Vivi Sept. 26, 2023, 4:51 p.m. UTC
Introduce the basic documentation about GSC CS.

This "GPU Basics" section is focused on explaining the hardware
rather than the driver/uapi, so let's make sure GSC is also]
properly documented here.

Fixes: 5fd974d164b4 ("drm/i915/mtl: add initial definitions for GSC CS")
Suggested-by: Matt Roper <matthew.d.roper@intel.com>
Cc: Daniele Ceraolo Spurio <daniele.ceraolospurio@intel.com>
Cc: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
---
 Documentation/gpu/i915.rst | 4 ++++
 1 file changed, 4 insertions(+)

Comments

Matt Roper Sept. 26, 2023, 5:28 p.m. UTC | #1
On Tue, Sep 26, 2023 at 12:51:07PM -0400, Rodrigo Vivi wrote:
> Introduce the basic documentation about GSC CS.
> 
> This "GPU Basics" section is focused on explaining the hardware
> rather than the driver/uapi, so let's make sure GSC is also]

Stray "]"

> properly documented here.
> 
> Fixes: 5fd974d164b4 ("drm/i915/mtl: add initial definitions for GSC CS")
> Suggested-by: Matt Roper <matthew.d.roper@intel.com>
> Cc: Daniele Ceraolo Spurio <daniele.ceraolospurio@intel.com>
> Cc: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
> Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
> ---
>  Documentation/gpu/i915.rst | 4 ++++
>  1 file changed, 4 insertions(+)
> 
> diff --git a/Documentation/gpu/i915.rst b/Documentation/gpu/i915.rst
> index 13de8bcaaa29..893ced66646a 100644
> --- a/Documentation/gpu/i915.rst
> +++ b/Documentation/gpu/i915.rst
> @@ -279,6 +279,10 @@ An Intel GPU has multiple engines. There are several engine types:
>    Also sometimes called 'VEBOX' in hardware documentation.
>  - Compute Command Streamer (CCS). An engine that has access to the media and
>    GPGPU pipelines, but not the 3D pipeline.
> +- Graphics System Controller (GSCCS). A dedicated engine for internal

Isn't the "S" for "Security" rather than "System?"  E.g., bspec 62358.

> +  communication with GSC controller on security related tasks like
> +  High-bandwidth Digital Content Protection (HDCP), Protected Xe Path (PXP),
> +  and HuC firmware authentitcation.

Typo: s/authentitcation/authentication/


Matt

>  
>  The Intel GPU family is a family of integrated GPU's using Unified
>  Memory Access. For having the GPU "do work", user space will feed the
> -- 
> 2.41.0
>
diff mbox series

Patch

diff --git a/Documentation/gpu/i915.rst b/Documentation/gpu/i915.rst
index 13de8bcaaa29..893ced66646a 100644
--- a/Documentation/gpu/i915.rst
+++ b/Documentation/gpu/i915.rst
@@ -279,6 +279,10 @@  An Intel GPU has multiple engines. There are several engine types:
   Also sometimes called 'VEBOX' in hardware documentation.
 - Compute Command Streamer (CCS). An engine that has access to the media and
   GPGPU pipelines, but not the 3D pipeline.
+- Graphics System Controller (GSCCS). A dedicated engine for internal
+  communication with GSC controller on security related tasks like
+  High-bandwidth Digital Content Protection (HDCP), Protected Xe Path (PXP),
+  and HuC firmware authentitcation.
 
 The Intel GPU family is a family of integrated GPU's using Unified
 Memory Access. For having the GPU "do work", user space will feed the