From patchwork Fri Jul 10 08:25:31 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Anup Patel X-Patchwork-Id: 11655985 Return-Path: Received: from mail.kernel.org (pdx-korg-mail-1.web.codeaurora.org [172.30.200.123]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id AE70C14B7 for ; Fri, 10 Jul 2020 08:26:30 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 88862207F9 for ; Fri, 10 Jul 2020 08:26:30 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=fail reason="signature verification failed" (2048-bit key) header.d=wdc.com header.i=@wdc.com header.b="IsAZF4Bp"; dkim=pass (1024-bit key) header.d=sharedspace.onmicrosoft.com header.i=@sharedspace.onmicrosoft.com header.b="NLctSvSg" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726644AbgGJI0Y (ORCPT ); Fri, 10 Jul 2020 04:26:24 -0400 Received: from esa1.hgst.iphmx.com ([68.232.141.245]:47933 "EHLO esa1.hgst.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726369AbgGJI0Y (ORCPT ); Fri, 10 Jul 2020 04:26:24 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=wdc.com; i=@wdc.com; q=dns/txt; s=dkim.wdc.com; t=1594369583; x=1625905583; h=from:to:cc:subject:date:message-id: content-transfer-encoding:mime-version; bh=y5uVOyAduU/SLIcPpQ0FyrkEmKU6J3cnhwwPQUOKPJE=; b=IsAZF4Bp8hdfHc3ASjtr1YJf2qhe+iO7F+MIxdMHSNLVinrxd9QwoHHM xZG+aXEN+RFfwcuMRjHorlYacAHT6txrx86qSOF+Pmt79g0TXHDVRpQup bBAyj1KA1gfzeB6MdsD+ymHxfRSO9KuhCUDdXXI9Tsv1N0Pxyga7NbErk G7wyCh1MWKdTMsNrKcxdl8+bOeApg9wE6Z56IpUlrmn46L76JsszoEfQd gMnN0/P7amCS++oftbGfMW3dsojiahz4Be1jT2M21O0H3pDOcQph29V3w LgzZdtFUromXJL0v1fe8irGyCOfFHdoS8f15b4NO/m1YXtxCeLkaJlq5Z w==; IronPort-SDR: 5R8ASqSwISQ6X6hUZZsXXWfu/jDE9P/Ev9tLq/jsu5SZMDOUp+Bvy9KimWB10K1Ex9zGvofr4F Ivx+SvoIRsc+YZu74WRUOonOhSLxf4iZKv0xtGsdK7wjdeHOUZXLibbX5gMTOvLuf6rsKeyVt1 Pu6Xhr8IbFYSGOW4k1SE9MnFSRo3E2h5so8YtDiT7nFx+XpWtvc4tXHrXLoF0bQLInuG/czbEG zzDV6OtE1pT8eDNt6UXi9R97k0KwVHtFg3IWcwgZnMUt2Io2tD3Ch5VMjkpS/8bQKhDNieuk1Q 4Jw= X-IronPort-AV: E=Sophos;i="5.75,335,1589212800"; d="scan'208";a="251355407" Received: from mail-bn8nam11lp2173.outbound.protection.outlook.com (HELO NAM11-BN8-obe.outbound.protection.outlook.com) ([104.47.58.173]) by ob1.hgst.iphmx.com with ESMTP; 10 Jul 2020 16:26:22 +0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=AtcUVEmWyEpRXhT1qKpxXkQQPozVAWbulQ144VBevr/cQHp5tTQ3Meh9VdWL3zyOrQiZxduVOPpssT5M4Dh2sJR8tIGnQZEAiY60d2X+kKcGui0eDUuvGxAh+alWD7E1I/iFdb8wrGujizX4pu68bX7Of7d353fb8n0mRfoYH3Hj2iCHMWOeB0o30iVninROOi8EfXlC80lga34WRZ9dIZSi44pO88JYZc30bIbxY7PX18vQ9amhXmeS7Xk53Hx39w86cXULzosRrgtsLeTGaTjQ0K39rbCQ5g/FmKkKp5BD4MLRSYR7v/zEMMDHsKkRRfQy4gBhf+3iiyn+pJ24+g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=zmZ2gkcQy2eyVg3HEuqk9qcfxmqNlmXtrkNHHa0k/B0=; b=ZY3S9fjgYM6r6Dz4kHEn8SOh8bpy1+wHvfg/tguh/YUrQJKW7oAW7eIiz1OMjI0xlaPvZlQK8ixftYBXka8015SmWBZUirvzEL09+ROnQkSZeAI1JkTbmmN9q3x/t8IYziG2RNIq3g9uKBr8632MSN3TJjSP6i0XFv4QzpAtV09vGBhvVBjeEYerOcKy+eiETLe/evv0d0M1/1BQ7i41nIJH+2vS3mMAoMVZdeiYmJD88b053zQBOnpH56hXI/Nz9GoBfd6T0Ajg6Hev9d3YQhgD7c9jpb4dxnoXItkt1tUK/WOU6fsmupm6hw0wo//Z94r8U1y0YfhwIdRdtfjADQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=wdc.com; dmarc=pass action=none header.from=wdc.com; dkim=pass header.d=wdc.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sharedspace.onmicrosoft.com; s=selector2-sharedspace-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=zmZ2gkcQy2eyVg3HEuqk9qcfxmqNlmXtrkNHHa0k/B0=; b=NLctSvSgsif8N81c9k8XxJ9Ue5telvuIOM1XF9cK+eXe8F3CgT+I0QGv1DTeHalgZitI7x/vd3IKMf1NxmOp8C2hJxTgxEki9o/SveCyelAisQjXaqJgHV16sqhID/UBQMPOLsjltBXGjbs6jOVqITFS8HS60jfAptQtzVbIvm0= Authentication-Results: dabbelt.com; dkim=none (message not signed) header.d=none;dabbelt.com; dmarc=none action=none header.from=wdc.com; Received: from DM6PR04MB6201.namprd04.prod.outlook.com (2603:10b6:5:127::32) by DM5PR04MB0461.namprd04.prod.outlook.com (2603:10b6:3:ab::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.3153.22; Fri, 10 Jul 2020 08:26:21 +0000 Received: from DM6PR04MB6201.namprd04.prod.outlook.com ([fe80::e0a4:aa82:1847:dea5]) by DM6PR04MB6201.namprd04.prod.outlook.com ([fe80::e0a4:aa82:1847:dea5%7]) with mapi id 15.20.3174.023; Fri, 10 Jul 2020 08:26:20 +0000 From: Anup Patel To: Palmer Dabbelt , Palmer Dabbelt , Paul Walmsley , Albert Ou , Paolo Bonzini Cc: Alexander Graf , Atish Patra , Alistair Francis , Damien Le Moal , Anup Patel , kvm@vger.kernel.org, kvm-riscv@lists.infradead.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, Anup Patel Subject: [PATCH v13 00/17] KVM RISC-V Support Date: Fri, 10 Jul 2020 13:55:31 +0530 Message-Id: <20200710082548.123180-1-anup.patel@wdc.com> X-Mailer: git-send-email 2.25.1 X-ClientProxiedBy: PN1PR0101CA0035.INDPRD01.PROD.OUTLOOK.COM (2603:1096:c00:c::21) To DM6PR04MB6201.namprd04.prod.outlook.com (2603:10b6:5:127::32) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 Received: from wdc.com (103.15.57.207) by PN1PR0101CA0035.INDPRD01.PROD.OUTLOOK.COM (2603:1096:c00:c::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.3174.20 via Frontend Transport; Fri, 10 Jul 2020 08:26:15 +0000 X-Mailer: git-send-email 2.25.1 X-Originating-IP: [103.15.57.207] X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-HT: Tenant X-MS-Office365-Filtering-Correlation-Id: 08617608-40c4-4d92-c547-08d824aaec52 X-MS-TrafficTypeDiagnostic: DM5PR04MB0461: X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: WDCIPOUTBOUND: EOP-TRUE X-MS-Oob-TLC-OOBClassifiers: OLM:133; X-Forefront-PRVS: 046060344D X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: nQ7OniAhl4V0QtRu3MgYG76UDjiciQhqMyE71MkSsooT76nnj4uDmzHGooUZ+jDrn+PhvQECAzHhFl5oO5Vgd8cZHmiVEa1dbDaQfAE6qpInYX5m5rvlZ9nCHwS00FEnQ8IUSKYa4sKbfPXRqo76VMhT2Q5tpZVgcERwgPDwX/BZ2HMNiiGJBpK6A5eXtX4xcSexPJexKN73Q2WJHfZpiiktc1NHxVOB4whaQN7co168aGswJecJAqhJ9TofAqnD0VLdoxk2hQi0UeaFv2JfXmgxcS0zwcLu7Sfi3/4+xT9GWw2IylRlthgBjuT2VOM+yBWtke57j60DEjmgnBJU5Fpq+s+AnU2qLH2tOCO4v5LGRD+WljvxFihQmPV+WzT+Q6d0Wg0CKMdvIsrbp6O87cQvOY80HrFbh7lUUgmcVM5cxaeo5iwAVlY3gLKiht5wDf4z8TxubgZ1dFyUn6/vFcS0v6HABm1DMWNCOrwIE5g= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DM6PR04MB6201.namprd04.prod.outlook.com;PTR:;CAT:NONE;SFTY:;SFS:(4636009)(366004)(39860400002)(136003)(376002)(396003)(346002)(2906002)(316002)(83380400001)(110136005)(54906003)(7416002)(478600001)(6666004)(86362001)(43170500006)(8936002)(966005)(5660300002)(7696005)(4326008)(2616005)(26005)(956004)(52116002)(8886007)(8676002)(186003)(66946007)(66476007)(55016002)(36756003)(66556008)(44832011)(16526019)(1076003)(42580500001);DIR:OUT;SFP:1102; X-MS-Exchange-AntiSpam-MessageData: w9IlSbF3/QdxNJ/H6WCkAXiw0VVTT5kEAFefdZjSrq1kr6Sbzd6svXjtb230nrVseS24vIcWRsSjwuN9/QiqcHP7uInm8JZv1F/dPDjXfY5DZLIOtm1gknYrpiiam0tMFv4aD37s/V6K+Pdl7kNT0Cq2IiZAW1F8XlcXtBINjwmvPtexbyI74v4RyXb68qpUCCYGHz1v1iuedMriO3KIpAzt7yDWF/m7UBbTBAqVqW4hEnuEX4sECkKahjFKxQZJTa6DMcnmHON+oELNNAO7icpwA9w6kw9eCS3z4/X4gydGzZQ+l4iLEmdr+64Po8Vf2pkvV53W8NFfr3JRO5oSOeeoMaSJXWmsZ6iVm8KSNF3TGjf0jK7qQjXhbmQm45Ck1aZIvFRapX3WcI/b6GHzJasMw/ZahqQINOI/x1ivC6WHZXavXHeFIindw/AhlZwC4T6NRpQ/q9cdTf7RywH3Ra9m4pP4e3fInoeh2Ml0+Do= X-OriginatorOrg: wdc.com X-MS-Exchange-CrossTenant-Network-Message-Id: 08617608-40c4-4d92-c547-08d824aaec52 X-MS-Exchange-CrossTenant-AuthSource: DM6PR04MB6201.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 10 Jul 2020 08:26:20.5090 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: b61c8803-16f3-4c35-9b17-6f65f441df86 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 6uSNt8zJC3NbUewLW19fnSTWQIv5z02mYyuScmMrw2iRDjl0ExnU5GzcPrjGQ/qcjryRDM8TaXfDi4BK390peQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM5PR04MB0461 Sender: kvm-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: kvm@vger.kernel.org This series adds initial KVM RISC-V support. Currently, we are able to boot RISC-V 64bit Linux Guests with multiple VCPUs. Few key aspects of KVM RISC-V added by this series are: 1. Minimal possible KVM world-switch which touches only GPRs and few CSRs. 2. Full Guest/VM switch is done via vcpu_get/vcpu_put infrastructure. 3. KVM ONE_REG interface for VCPU register access from user-space. 4. PLIC emulation is done in user-space. 5. Timer and IPI emuation is done in-kernel. 6. MMU notifiers supported. 7. FP lazy save/restore supported. 8. SBI v0.1 emulation for KVM Guest available. 9. Forward unhandled SBI calls to KVM userspace. 10. Hugepage support for Guest/VM Here's a brief TODO list which we will work upon after this series: 1. SBI v0.2 emulation in-kernel 2. SBI v0.2 hart state management emulation in-kernel 3. In-kernel PLIC emulation 4. ..... and more ..... This series can be found in riscv_kvm_v13 branch at: https//github.com/avpatel/linux.git Our work-in-progress KVMTOOL RISC-V port can be found in riscv_v4 branch at: https//github.com/avpatel/kvmtool.git The QEMU RISC-V hypervisor emulation is done by Alistair and is available in mainline/anup/riscv-hyp-ext-v0.6.1 branch at: https://github.com/kvm-riscv/qemu.git To play around with KVM RISC-V, refer KVM RISC-V wiki at: https://github.com/kvm-riscv/howto/wiki https://github.com/kvm-riscv/howto/wiki/KVM-RISCV64-on-QEMU Changes since v12: - Rebased patches on Linux-5.8-rc4 - By default enable all counters in HCOUNTEREN - RISC-V H-Extension v0.6.1 spec support Changes since v11: - Rebased patches on Linux-5.7-rc3 - Fixed typo in typecast of stage2_map_size define - Introduced struct kvm_cpu_trap to represent trap details and use it as function parameter wherever applicable - Pass memslot to kvm_riscv_stage2_map() for supporing dirty page logging in future - RISC-V H-Extension v0.6 spec support - Send-out first three patches as separate series so that it can be taken by Palmer for Linux RISC-V Changes since v10: - Rebased patches on Linux-5.6-rc5 - Reduce RISCV_ISA_EXT_MAX from 256 to 64 - Separate PATCH for removing N-extension related defines - Added comments as requested by Palmer - Fixed HIDELEG CSR programming Changes since v9: - Rebased patches on Linux-5.5-rc3 - Squash PATCH19 and PATCH20 into PATCH5 - Squash PATCH18 into PATCH11 - Squash PATCH17 into PATCH16 - Added ONE_REG interface for VCPU timer in PATCH13 - Use HTIMEDELTA for VCPU timer in PATCH13 - Updated KVM RISC-V mailing list in MAINTAINERS entry - Update KVM kconfig option to depend on RISCV_SBI and MMU - Check for SBI v0.2 and SBI v0.2 RFENCE extension at boot-time - Use SBI v0.2 RFENCE extension in VMID implementation - Use SBI v0.2 RFENCE extension in Stage2 MMU implementation - Use SBI v0.2 RFENCE extension in SBI implementation - Moved to RISC-V Hypervisor v0.5 draft spec - Updated Documentation/virt/kvm/api.txt for timer ONE_REG interface Changes since v8: - Rebased series on Linux-5.4-rc3 and Atish's SBI v0.2 patches - Use HRTIMER_MODE_REL instead of HRTIMER_MODE_ABS in timer emulation - Fixed kvm_riscv_stage2_map() to handle hugepages - Added patch to forward unhandled SBI calls to user-space - Added patch for iterative/recursive stage2 page table programming - Added patch to remove per-CPU vsip_shadow variable - Added patch to fix race-condition in kvm_riscv_vcpu_sync_interrupts() Changes since v7: - Rebased series on Linux-5.4-rc1 and Atish's SBI v0.2 patches - Removed PATCH1, PATCH3, and PATCH20 because these already merged - Use kernel doc style comments for ISA bitmap functions - Don't parse X, Y, and Z extension in riscv_fill_hwcap() because it will be added in-future - Mark KVM RISC-V kconfig option as EXPERIMENTAL - Typo fix in commit description of PATCH6 of v7 series - Use separate structs for CORE and CSR registers of ONE_REG interface - Explicitly include asm/sbi.h in kvm/vcpu_sbi.c - Removed implicit switch-case fall-through in kvm_riscv_vcpu_exit() - No need to set VSSTATUS.MXR bit in kvm_riscv_vcpu_unpriv_read() - Removed register for instruction length in kvm_riscv_vcpu_unpriv_read() - Added defines for checking/decoding instruction length - Added separate patch to forward unhandled SBI calls to userspace tool Changes since v6: - Rebased patches on Linux-5.3-rc7 - Added "return_handled" in struct kvm_mmio_decode to ensure that kvm_riscv_vcpu_mmio_return() updates SEPC only once - Removed trap_stval parameter from kvm_riscv_vcpu_unpriv_read() - Updated git repo URL in MAINTAINERS entry Changes since v5: - Renamed KVM_REG_RISCV_CONFIG_TIMEBASE register to KVM_REG_RISCV_CONFIG_TBFREQ register in ONE_REG interface - Update SPEC in kvm_riscv_vcpu_mmio_return() for MMIO exits - Use switch case instead of illegal instruction opcode table for simplicity - Improve comments in stage2_remote_tlb_flush() for a potential remote TLB flush optimization - Handle all unsupported SBI calls in default case of kvm_riscv_vcpu_sbi_ecall() function - Fixed kvm_riscv_vcpu_sync_interrupts() for software interrupts - Improved unprivilege reads to handle traps due to Guest stage1 page table - Added separate patch to document RISC-V specific things in Documentation/virt/kvm/api.txt Changes since v4: - Rebased patches on Linux-5.3-rc5 - Added Paolo's Acked-by and Reviewed-by - Updated mailing list in MAINTAINERS entry Changes since v3: - Moved patch for ISA bitmap from KVM prep series to this series - Make vsip_shadow as run-time percpu variable instead of compile-time - Flush Guest TLBs on all Host CPUs whenever we run-out of VMIDs Changes since v2: - Removed references of KVM_REQ_IRQ_PENDING from all patches - Use kvm->srcu within in-kernel KVM run loop - Added percpu vsip_shadow to track last value programmed in VSIP CSR - Added comments about irqs_pending and irqs_pending_mask - Used kvm_arch_vcpu_runnable() in-place-of kvm_riscv_vcpu_has_interrupt() in system_opcode_insn() - Removed unwanted smp_wmb() in kvm_riscv_stage2_vmid_update() - Use kvm_flush_remote_tlbs() in kvm_riscv_stage2_vmid_update() - Use READ_ONCE() in kvm_riscv_stage2_update_hgatp() for vmid Changes since v1: - Fixed compile errors in building KVM RISC-V as module - Removed unused kvm_riscv_halt_guest() and kvm_riscv_resume_guest() - Set KVM_CAP_SYNC_MMU capability only after MMU notifiers are implemented - Made vmid_version as unsigned long instead of atomic - Renamed KVM_REQ_UPDATE_PGTBL to KVM_REQ_UPDATE_HGATP - Renamed kvm_riscv_stage2_update_pgtbl() to kvm_riscv_stage2_update_hgatp() - Configure HIDELEG and HEDELEG in kvm_arch_hardware_enable() - Updated ONE_REG interface for CSR access to user-space - Removed irqs_pending_lock and use atomic bitops instead - Added separate patch for FP ONE_REG interface - Added separate patch for updating MAINTAINERS file Anup Patel (13): RISC-V: Add hypervisor extension related CSR defines RISC-V: Add initial skeletal KVM support RISC-V: KVM: Implement VCPU create, init and destroy functions RISC-V: KVM: Implement VCPU interrupts and requests handling RISC-V: KVM: Implement KVM_GET_ONE_REG/KVM_SET_ONE_REG ioctls RISC-V: KVM: Implement VCPU world-switch RISC-V: KVM: Handle MMIO exits for VCPU RISC-V: KVM: Handle WFI exits for VCPU RISC-V: KVM: Implement VMID allocator RISC-V: KVM: Implement stage2 page table programming RISC-V: KVM: Implement MMU notifiers RISC-V: KVM: Document RISC-V specific parts of KVM API RISC-V: KVM: Add MAINTAINERS entry Atish Patra (4): RISC-V: KVM: Add timer functionality RISC-V: KVM: FP lazy save/restore RISC-V: KVM: Implement ONE REG interface for FP registers RISC-V: KVM: Add SBI v0.1 support Documentation/virt/kvm/api.rst | 193 ++++- MAINTAINERS | 11 + arch/riscv/Kconfig | 2 + arch/riscv/Makefile | 2 + arch/riscv/include/asm/csr.h | 87 ++ arch/riscv/include/asm/kvm_host.h | 273 ++++++ arch/riscv/include/asm/kvm_vcpu_timer.h | 44 + arch/riscv/include/asm/pgtable-bits.h | 1 + arch/riscv/include/uapi/asm/kvm.h | 127 +++ arch/riscv/kernel/asm-offsets.c | 154 ++++ arch/riscv/kvm/Kconfig | 34 + arch/riscv/kvm/Makefile | 14 + arch/riscv/kvm/main.c | 99 +++ arch/riscv/kvm/mmu.c | 775 +++++++++++++++++ arch/riscv/kvm/tlb.S | 74 ++ arch/riscv/kvm/vcpu.c | 1012 +++++++++++++++++++++++ arch/riscv/kvm/vcpu_exit.c | 670 +++++++++++++++ arch/riscv/kvm/vcpu_sbi.c | 173 ++++ arch/riscv/kvm/vcpu_switch.S | 391 +++++++++ arch/riscv/kvm/vcpu_timer.c | 225 +++++ arch/riscv/kvm/vm.c | 86 ++ arch/riscv/kvm/vmid.c | 120 +++ drivers/clocksource/timer-riscv.c | 8 + include/clocksource/timer-riscv.h | 16 + include/uapi/linux/kvm.h | 8 + 25 files changed, 4590 insertions(+), 9 deletions(-) create mode 100644 arch/riscv/include/asm/kvm_host.h create mode 100644 arch/riscv/include/asm/kvm_vcpu_timer.h create mode 100644 arch/riscv/include/uapi/asm/kvm.h create mode 100644 arch/riscv/kvm/Kconfig create mode 100644 arch/riscv/kvm/Makefile create mode 100644 arch/riscv/kvm/main.c create mode 100644 arch/riscv/kvm/mmu.c create mode 100644 arch/riscv/kvm/tlb.S create mode 100644 arch/riscv/kvm/vcpu.c create mode 100644 arch/riscv/kvm/vcpu_exit.c create mode 100644 arch/riscv/kvm/vcpu_sbi.c create mode 100644 arch/riscv/kvm/vcpu_switch.S create mode 100644 arch/riscv/kvm/vcpu_timer.c create mode 100644 arch/riscv/kvm/vm.c create mode 100644 arch/riscv/kvm/vmid.c create mode 100644 include/clocksource/timer-riscv.h