From patchwork Mon Aug 31 12:29:58 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Anup Patel X-Patchwork-Id: 11746321 Return-Path: Received: from mail.kernel.org (pdx-korg-mail-1.web.codeaurora.org [172.30.200.123]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id 3721713A4 for ; Mon, 31 Aug 2020 12:40:36 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 1486820782 for ; Mon, 31 Aug 2020 12:40:36 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=fail reason="signature verification failed" (2048-bit key) header.d=wdc.com header.i=@wdc.com header.b="bP3D546x"; dkim=pass (1024-bit key) header.d=sharedspace.onmicrosoft.com header.i=@sharedspace.onmicrosoft.com header.b="RClteHMv" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727818AbgHaMkb (ORCPT ); Mon, 31 Aug 2020 08:40:31 -0400 Received: from esa2.hgst.iphmx.com ([68.232.143.124]:43760 "EHLO esa2.hgst.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727088AbgHaMbB (ORCPT ); Mon, 31 Aug 2020 08:31:01 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=wdc.com; i=@wdc.com; q=dns/txt; s=dkim.wdc.com; t=1598877079; x=1630413079; h=from:to:cc:subject:date:message-id: content-transfer-encoding:mime-version; bh=hacVPdlGoODrUIugH9fAKADYdTIXRWTAQKluzRGFl0A=; b=bP3D546xGIpgdWn4URO5ePcREav4NKs6LoGJ4s18eqxCE0fvthoB+4od W7eOLr2IP/McYPtND4RCG3LbAcfh/mClpcyVubq/H2WuTUV9xUwVlso9F KotaSjKgkLxtIiznZy4BaBmfZ7apVyzgg10ruw8jSrwLlZalV8wqFFhZ9 Wfk73grb0Z3AnB5U52w6EHy4iMtBExMXWkCXSVNqntbc9K7/LOXc/FtKO J59iNFdzmGcgcH0E4a8zEC1nThtg4GresHFrjAtKCnG4kU3y/ESnnmOxV XPASTGDkqI4CaHdcBS1pWIsE/q0rw4BXtq1AAWhhSLpl8S/T4Z01WH9xb Q==; IronPort-SDR: 0cRGDtmeZ1WwGGLRtyfTz8x+HpFC3H6vDpWzwKexAAH6qk/HawEGjl0q8KAvHdu03zxAh40tJ1 QLFGXrR86si0sM6ZJU3Uqi6PfBg7wHZQFczIwPodDHzk1Q0Z2CSgqxPs96CCpD2q2kfNrke++w 9iWafx7tCh6DS0NOTzVpQi+lW5pHmk+4839U5usZKBQkltcQdL3UWLH34lRSyzyfrbicLV6nRb Is3KSVi1WTz8ac2/tU3FXMOsVMJkK2c7KUeuJiIEg3iXXkMASJBTbfXSWRgNl4HH5ZbObS2ZIE b90= X-IronPort-AV: E=Sophos;i="5.76,375,1592841600"; d="scan'208";a="249473186" Received: from mail-dm6nam12lp2174.outbound.protection.outlook.com (HELO NAM12-DM6-obe.outbound.protection.outlook.com) ([104.47.59.174]) by ob1.hgst.iphmx.com with ESMTP; 31 Aug 2020 20:30:51 +0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=dZPCEhwmnlcvIdS1Hy3TpNcTX5xQ4fblb8nv+eWck3GlHKbtNVHxElJUF0eFNkk7/y4iXXoY7gts3ewFidMG8Uf8L6lJgx/7PVPqufSWJpZO1Eta4Pjszs98own58pl5vBiyHOtLIAizg7GMVUtuCc+A2ycAsN42QDl8UMvWYUVXjrwqdqsaePmH4ANgfGT4eCvg0bdvWv+pV+OqixQkOExumOMxLZ9k3IWmLcpZFTmOfIlHzmGea/tRWsMqME7J7z+KM6juq7O64zl3yEPJo1bMwBfL4tN2IGre8mDeYFlHxnX7fOixeNRkRxPDYR2xCC0EcyaA4dksCWGA3wBLYg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=JBsZEJ9IbJ9CF+yqPt1ZvZoasB/CZgFOuZ3BVD6xvFU=; b=N0co/wys/iyW1KaIVZ1dnoQTQJ+9wDqM2kLgpUEplRq4eDstz2XOgxHzesto+D1cAVbNZW3QNoP2ItFa3QYzCZeRLC7kfpOEJ72Bf82ZQsTAZ5k+u9UYkFcddZR5mXdVIHpoRjPUDQPjXbaAAffbeW2JK9Roa0s2RpNRoswengjvWmsOfUxAsGOXv9jnIekxqO2b50gJAJ79GNEOQxzgq9HbMsaGCSr9S6bMZhSTPMqN3Km3cmFkyCfl1Ys4KSr2jES+NSCXm8NFqaVy5VxRwyzYCGKMuFlsyMwr6MWXNfKmjy7Rel5q4CvjrZFVEui1jPDrfmNxWT55H0Grf7MNLg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=wdc.com; dmarc=pass action=none header.from=wdc.com; dkim=pass header.d=wdc.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sharedspace.onmicrosoft.com; s=selector2-sharedspace-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=JBsZEJ9IbJ9CF+yqPt1ZvZoasB/CZgFOuZ3BVD6xvFU=; b=RClteHMva0CwBia83gWA+nbznSj8hJMRbbeVhU4SZSBFWpV404OZDoXoRzTy8Ipisme2jFW7jweMWhDbiM1bRjIPndmrKlgF+GFfareVUFjw3JQS7rKklRn6ALci3kPBOfZEv+hpT2ehjMzeVvNdA7Afgw900jBj7jx2DbSgk+4= Authentication-Results: dabbelt.com; dkim=none (message not signed) header.d=none;dabbelt.com; dmarc=none action=none header.from=wdc.com; Received: from DM6PR04MB6201.namprd04.prod.outlook.com (2603:10b6:5:127::32) by DM6PR04MB6092.namprd04.prod.outlook.com (2603:10b6:5:12b::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.3326.23; Mon, 31 Aug 2020 12:30:40 +0000 Received: from DM6PR04MB6201.namprd04.prod.outlook.com ([fe80::607a:44ed:1477:83e]) by DM6PR04MB6201.namprd04.prod.outlook.com ([fe80::607a:44ed:1477:83e%7]) with mapi id 15.20.3326.025; Mon, 31 Aug 2020 12:30:40 +0000 From: Anup Patel To: Palmer Dabbelt , Palmer Dabbelt , Paul Walmsley , Albert Ou , Paolo Bonzini Cc: Alexander Graf , Atish Patra , Alistair Francis , Damien Le Moal , Anup Patel , kvm@vger.kernel.org, kvm-riscv@lists.infradead.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, Anup Patel Subject: [PATCH v14 00/17] KVM RISC-V Support Date: Mon, 31 Aug 2020 17:59:58 +0530 Message-Id: <20200831123015.336047-1-anup.patel@wdc.com> X-Mailer: git-send-email 2.25.1 X-ClientProxiedBy: BM1PR0101CA0046.INDPRD01.PROD.OUTLOOK.COM (2603:1096:b00:1a::32) To DM6PR04MB6201.namprd04.prod.outlook.com (2603:10b6:5:127::32) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 Received: from 255.255.255.255 (255.255.255.255) by BM1PR0101CA0046.INDPRD01.PROD.OUTLOOK.COM (2603:1096:b00:1a::32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.3326.19 via Frontend Transport; Mon, 31 Aug 2020 12:30:35 +0000 X-Mailer: git-send-email 2.25.1 X-Originating-IP: [103.15.57.192] X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-HT: Tenant X-MS-Office365-Filtering-Correlation-Id: a0c893c2-8481-49ad-f902-08d84da9abcb X-MS-TrafficTypeDiagnostic: DM6PR04MB6092: X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: WDCIPOUTBOUND: EOP-TRUE X-MS-Oob-TLC-OOBClassifiers: OLM:79; X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: CCxZUTgZq5baVepkbG7smmIJsW2GD2QMxsPfkYVdRmwvsZzck+Lct01FPlt4Wb+ctd+N8Z2SRC62N6OcfFGOooXDnMeY5VkIcuxL/PbLCvEKlnrPlr4l2GFzlftBND4eme5UgznPviNjkUqWXawBSA8d5J3R5wBynKUUORhy6MaWxrBDwyo9dg2mmY5IT9IAR/999u7eRk2HicI2rAlZdufYCf8jUY9yWMHzSvLCeUV7VvZ+dq+NXU8YskE00/QZvM9o9kmjOb3gZdwgRBlQJnloMWbvtyr3qDuHEwXoWG51AE3WcoxvFwcpW6sseb8eMKBsIBOseVAMkBWzH+gk/viSe2uac0DeV9RAiRLSksSsmTdlgm9XXFF+EZmkBa/r03VDyMPesqqUCQWHO2vnAbexxSxQcaUd0BdZnAfS1ccj7iIVtrENKlRchdFGF/EYGJ952/94N7CeMGTibDnEQg== X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DM6PR04MB6201.namprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(4636009)(136003)(396003)(366004)(39860400002)(346002)(376002)(44832011)(966005)(6666004)(52116002)(8676002)(86362001)(36756003)(478600001)(6486002)(7416002)(30864003)(110136005)(8936002)(54906003)(83380400001)(66946007)(1076003)(66556008)(2906002)(26005)(186003)(66476007)(956004)(316002)(16576012)(4326008)(5660300002)(2616005)(42580500001);DIR:OUT;SFP:1102; X-MS-Exchange-AntiSpam-MessageData: jImht/o6OtWs+z7aKIF3BTMFJfUIDhH0erbZ3vEOu8jZYO6N4SgUKB0ZYxL7CLrbvHfEbG4Xn4HsEOYp0Tz/xBOhOvhiTp0EJzgLIWC793GUHb4Xks6kMWq/fuT+7poKgKrgxRMFI2X2FNDQy4E0cG0eG2ZzpsIiezMBcgoGTfXZQjZxfTX9uPJi5uimBF3TbWpc9u1oJP0F3b+hI7DXCDy99B9CiFCgVepix81K99bkvgI5iuGaU+muwGRYSy2Aj979aPpp62pd9qUCH7K/UruzaDdb2R02CJKE06xzqocAiSGgJFd0JyrxLHjCb8vJSP6xocsvphAXPLWhtHxMxlLY6LyNes2R5nzgcw7DzyNx4JuJvQQXfaYU5Zzm7k1t5ypyiZ6eT1CH5tt0Ps3KjQGlrUHtWeV2Gs2U1Z8dd2LOvq/iLrH2FoiYUv3Plhr5tIlGzAqbVSfr1eZAvvo/X8BSwdyFu1mGckKsSsHCd8Q3l5m2P9x+++d9/bDALiEH1wA9E2rL/pi16SkMgoRKqrtQyVRUpdvGAIAERAzEMJSEXN4zmrRm1AkWeO3OqksCIVB5W9mpCX/cvQLHgQQ3ioo9b4KJ16ze8LIoYIyl8iOvMSDzBoMZ7/mPmt0lzIka0aJ2cy+BXb6t0Ozr7jiIXA== X-OriginatorOrg: wdc.com X-MS-Exchange-CrossTenant-Network-Message-Id: a0c893c2-8481-49ad-f902-08d84da9abcb X-MS-Exchange-CrossTenant-AuthSource: DM6PR04MB6201.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 31 Aug 2020 12:30:40.4695 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: b61c8803-16f3-4c35-9b17-6f65f441df86 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 8R+TX709p6xhTTLgnF1O8ZuVDMUd0O27FPYWZiXCri0czuwkooCVnUKvcnSwkb8JJVBSFa4CAvz9pEKV0A7Fqw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM6PR04MB6092 Sender: kvm-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: kvm@vger.kernel.org This series adds initial KVM RISC-V support. Currently, we are able to boot Linux on RV64/RV32 Guest with multiple VCPUs. Key aspects of KVM RISC-V added by this series are: 1. No RISC-V specific KVM IOCTL 2. Minimal possible KVM world-switch which touches only GPRs and few CSRs 3. Both RV64 and RV32 host supported 4. Full Guest/VM switch is done via vcpu_get/vcpu_put infrastructure 5. KVM ONE_REG interface for VCPU register access from user-space 6. PLIC emulation is done in user-space 7. Timer and IPI emuation is done in-kernel 8. Both Sv39x4 and Sv48x4 supported for RV64 host 9. MMU notifiers supported 10. Generic dirtylog supported 11. FP lazy save/restore supported 12. SBI v0.1 emulation for KVM Guest available 13. Forward unhandled SBI calls to KVM userspace 14. Hugepage support for Guest/VM 15. IOEVENTFD support for Vhost Here's a brief TODO list which we will work upon after this series: 1. SBI v0.2 emulation in-kernel 2. SBI v0.2 hart state management emulation in-kernel 3. In-kernel PLIC emulation 4. ..... and more ..... This series can be found in riscv_kvm_v14 branch at: https//github.com/avpatel/linux.git Our work-in-progress KVMTOOL RISC-V port can be found in riscv_v4 branch at: https//github.com/avpatel/kvmtool.git The QEMU RISC-V hypervisor emulation is done by Alistair and is available in mainline/anup/riscv-hyp-ext-v0.6.1 branch at: https://github.com/kvm-riscv/qemu.git To play around with KVM RISC-V, refer KVM RISC-V wiki at: https://github.com/kvm-riscv/howto/wiki https://github.com/kvm-riscv/howto/wiki/KVM-RISCV64-on-QEMU https://github.com/kvm-riscv/howto/wiki/KVM-RISCV64-on-Spike Changes since v13: - Rebased on Linux-5.9-rc3 - Fixed kvm_riscv_vcpu_set_reg_csr() for SIP updation in PATCH5 - Fixed instruction length computation in PATCH7 - Added ioeventfd support in PATCH7 - Ensure HSTATUS.SPVP is set to correct value before using HLV/HSV intructions in PATCH7 - Fixed stage2_map_page() to set PTE 'A' and 'D' bits correctly in PATCH10 - Added stage2 dirty page logging in PATCH10 - Allow KVM user-space to SET/GET SCOUNTER CSR in PATCH5 - Save/restore SCOUNTEREN in PATCH6 - Reduced quite a few instructions for __kvm_riscv_switch_to() by using CSR swap instruction in PATCH6 - Detect and use Sv48x4 when available in PATCH10 Changes since v12: - Rebased patches on Linux-5.8-rc4 - By default enable all counters in HCOUNTEREN - RISC-V H-Extension v0.6.1 spec support Changes since v11: - Rebased patches on Linux-5.7-rc3 - Fixed typo in typecast of stage2_map_size define - Introduced struct kvm_cpu_trap to represent trap details and use it as function parameter wherever applicable - Pass memslot to kvm_riscv_stage2_map() for supporing dirty page logging in future - RISC-V H-Extension v0.6 spec support - Send-out first three patches as separate series so that it can be taken by Palmer for Linux RISC-V Changes since v10: - Rebased patches on Linux-5.6-rc5 - Reduce RISCV_ISA_EXT_MAX from 256 to 64 - Separate PATCH for removing N-extension related defines - Added comments as requested by Palmer - Fixed HIDELEG CSR programming Changes since v9: - Rebased patches on Linux-5.5-rc3 - Squash PATCH19 and PATCH20 into PATCH5 - Squash PATCH18 into PATCH11 - Squash PATCH17 into PATCH16 - Added ONE_REG interface for VCPU timer in PATCH13 - Use HTIMEDELTA for VCPU timer in PATCH13 - Updated KVM RISC-V mailing list in MAINTAINERS entry - Update KVM kconfig option to depend on RISCV_SBI and MMU - Check for SBI v0.2 and SBI v0.2 RFENCE extension at boot-time - Use SBI v0.2 RFENCE extension in VMID implementation - Use SBI v0.2 RFENCE extension in Stage2 MMU implementation - Use SBI v0.2 RFENCE extension in SBI implementation - Moved to RISC-V Hypervisor v0.5 draft spec - Updated Documentation/virt/kvm/api.txt for timer ONE_REG interface Changes since v8: - Rebased series on Linux-5.4-rc3 and Atish's SBI v0.2 patches - Use HRTIMER_MODE_REL instead of HRTIMER_MODE_ABS in timer emulation - Fixed kvm_riscv_stage2_map() to handle hugepages - Added patch to forward unhandled SBI calls to user-space - Added patch for iterative/recursive stage2 page table programming - Added patch to remove per-CPU vsip_shadow variable - Added patch to fix race-condition in kvm_riscv_vcpu_sync_interrupts() Changes since v7: - Rebased series on Linux-5.4-rc1 and Atish's SBI v0.2 patches - Removed PATCH1, PATCH3, and PATCH20 because these already merged - Use kernel doc style comments for ISA bitmap functions - Don't parse X, Y, and Z extension in riscv_fill_hwcap() because it will be added in-future - Mark KVM RISC-V kconfig option as EXPERIMENTAL - Typo fix in commit description of PATCH6 of v7 series - Use separate structs for CORE and CSR registers of ONE_REG interface - Explicitly include asm/sbi.h in kvm/vcpu_sbi.c - Removed implicit switch-case fall-through in kvm_riscv_vcpu_exit() - No need to set VSSTATUS.MXR bit in kvm_riscv_vcpu_unpriv_read() - Removed register for instruction length in kvm_riscv_vcpu_unpriv_read() - Added defines for checking/decoding instruction length - Added separate patch to forward unhandled SBI calls to userspace tool Changes since v6: - Rebased patches on Linux-5.3-rc7 - Added "return_handled" in struct kvm_mmio_decode to ensure that kvm_riscv_vcpu_mmio_return() updates SEPC only once - Removed trap_stval parameter from kvm_riscv_vcpu_unpriv_read() - Updated git repo URL in MAINTAINERS entry Changes since v5: - Renamed KVM_REG_RISCV_CONFIG_TIMEBASE register to KVM_REG_RISCV_CONFIG_TBFREQ register in ONE_REG interface - Update SPEC in kvm_riscv_vcpu_mmio_return() for MMIO exits - Use switch case instead of illegal instruction opcode table for simplicity - Improve comments in stage2_remote_tlb_flush() for a potential remote TLB flush optimization - Handle all unsupported SBI calls in default case of kvm_riscv_vcpu_sbi_ecall() function - Fixed kvm_riscv_vcpu_sync_interrupts() for software interrupts - Improved unprivilege reads to handle traps due to Guest stage1 page table - Added separate patch to document RISC-V specific things in Documentation/virt/kvm/api.txt Changes since v4: - Rebased patches on Linux-5.3-rc5 - Added Paolo's Acked-by and Reviewed-by - Updated mailing list in MAINTAINERS entry Changes since v3: - Moved patch for ISA bitmap from KVM prep series to this series - Make vsip_shadow as run-time percpu variable instead of compile-time - Flush Guest TLBs on all Host CPUs whenever we run-out of VMIDs Changes since v2: - Removed references of KVM_REQ_IRQ_PENDING from all patches - Use kvm->srcu within in-kernel KVM run loop - Added percpu vsip_shadow to track last value programmed in VSIP CSR - Added comments about irqs_pending and irqs_pending_mask - Used kvm_arch_vcpu_runnable() in-place-of kvm_riscv_vcpu_has_interrupt() in system_opcode_insn() - Removed unwanted smp_wmb() in kvm_riscv_stage2_vmid_update() - Use kvm_flush_remote_tlbs() in kvm_riscv_stage2_vmid_update() - Use READ_ONCE() in kvm_riscv_stage2_update_hgatp() for vmid Changes since v1: - Fixed compile errors in building KVM RISC-V as module - Removed unused kvm_riscv_halt_guest() and kvm_riscv_resume_guest() - Set KVM_CAP_SYNC_MMU capability only after MMU notifiers are implemented - Made vmid_version as unsigned long instead of atomic - Renamed KVM_REQ_UPDATE_PGTBL to KVM_REQ_UPDATE_HGATP - Renamed kvm_riscv_stage2_update_pgtbl() to kvm_riscv_stage2_update_hgatp() - Configure HIDELEG and HEDELEG in kvm_arch_hardware_enable() - Updated ONE_REG interface for CSR access to user-space - Removed irqs_pending_lock and use atomic bitops instead - Added separate patch for FP ONE_REG interface - Added separate patch for updating MAINTAINERS file Anup Patel (13): RISC-V: Add hypervisor extension related CSR defines RISC-V: Add initial skeletal KVM support RISC-V: KVM: Implement VCPU create, init and destroy functions RISC-V: KVM: Implement VCPU interrupts and requests handling RISC-V: KVM: Implement KVM_GET_ONE_REG/KVM_SET_ONE_REG ioctls RISC-V: KVM: Implement VCPU world-switch RISC-V: KVM: Handle MMIO exits for VCPU RISC-V: KVM: Handle WFI exits for VCPU RISC-V: KVM: Implement VMID allocator RISC-V: KVM: Implement stage2 page table programming RISC-V: KVM: Implement MMU notifiers RISC-V: KVM: Document RISC-V specific parts of KVM API RISC-V: KVM: Add MAINTAINERS entry Atish Patra (4): RISC-V: KVM: Add timer functionality RISC-V: KVM: FP lazy save/restore RISC-V: KVM: Implement ONE REG interface for FP registers RISC-V: KVM: Add SBI v0.1 support Documentation/virt/kvm/api.rst | 193 ++++- MAINTAINERS | 11 + arch/riscv/Kconfig | 2 + arch/riscv/Makefile | 2 + arch/riscv/include/asm/csr.h | 89 ++ arch/riscv/include/asm/kvm_host.h | 278 +++++++ arch/riscv/include/asm/kvm_types.h | 7 + arch/riscv/include/asm/kvm_vcpu_timer.h | 44 + arch/riscv/include/asm/pgtable-bits.h | 1 + arch/riscv/include/uapi/asm/kvm.h | 128 +++ arch/riscv/kernel/asm-offsets.c | 156 ++++ arch/riscv/kvm/Kconfig | 36 + arch/riscv/kvm/Makefile | 15 + arch/riscv/kvm/main.c | 118 +++ arch/riscv/kvm/mmu.c | 857 +++++++++++++++++++ arch/riscv/kvm/tlb.S | 74 ++ arch/riscv/kvm/vcpu.c | 1012 +++++++++++++++++++++++ arch/riscv/kvm/vcpu_exit.c | 701 ++++++++++++++++ arch/riscv/kvm/vcpu_sbi.c | 173 ++++ arch/riscv/kvm/vcpu_switch.S | 400 +++++++++ arch/riscv/kvm/vcpu_timer.c | 225 +++++ arch/riscv/kvm/vm.c | 81 ++ arch/riscv/kvm/vmid.c | 120 +++ drivers/clocksource/timer-riscv.c | 8 + include/clocksource/timer-riscv.h | 16 + include/uapi/linux/kvm.h | 8 + 26 files changed, 4746 insertions(+), 9 deletions(-) create mode 100644 arch/riscv/include/asm/kvm_host.h create mode 100644 arch/riscv/include/asm/kvm_types.h create mode 100644 arch/riscv/include/asm/kvm_vcpu_timer.h create mode 100644 arch/riscv/include/uapi/asm/kvm.h create mode 100644 arch/riscv/kvm/Kconfig create mode 100644 arch/riscv/kvm/Makefile create mode 100644 arch/riscv/kvm/main.c create mode 100644 arch/riscv/kvm/mmu.c create mode 100644 arch/riscv/kvm/tlb.S create mode 100644 arch/riscv/kvm/vcpu.c create mode 100644 arch/riscv/kvm/vcpu_exit.c create mode 100644 arch/riscv/kvm/vcpu_sbi.c create mode 100644 arch/riscv/kvm/vcpu_switch.S create mode 100644 arch/riscv/kvm/vcpu_timer.c create mode 100644 arch/riscv/kvm/vm.c create mode 100644 arch/riscv/kvm/vmid.c create mode 100644 include/clocksource/timer-riscv.h