| Message ID | 20210403112931.1043452-1-maz@kernel.org (mailing list archive) |
|---|---|
| Headers | show
Return-Path: <kvm-owner@kernel.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
aws-us-west-2-korg-lkml-1.web.codeaurora.org
X-Spam-Level:
X-Spam-Status: No, score=-12.0 required=3.0 tests=BAYES_00,INCLUDES_PATCH,
MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,USER_AGENT_GIT autolearn=ham
autolearn_force=no version=3.4.0
Received: from mail.kernel.org (mail.kernel.org [198.145.29.99])
by smtp.lore.kernel.org (Postfix) with ESMTP id 9E5F8C433ED
for <kvm@archiver.kernel.org>; Sat, 3 Apr 2021 11:29:54 +0000 (UTC)
Received: from vger.kernel.org (vger.kernel.org [23.128.96.18])
by mail.kernel.org (Postfix) with ESMTP id 6098561244
for <kvm@archiver.kernel.org>; Sat, 3 Apr 2021 11:29:54 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
id S236594AbhDCL3z (ORCPT <rfc822;kvm@archiver.kernel.org>);
Sat, 3 Apr 2021 07:29:55 -0400
Received: from mail.kernel.org ([198.145.29.99]:56074 "EHLO mail.kernel.org"
rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
id S231681AbhDCL3z (ORCPT <rfc822;kvm@vger.kernel.org>);
Sat, 3 Apr 2021 07:29:55 -0400
Received: from disco-boy.misterjones.org (disco-boy.misterjones.org
[51.254.78.96])
(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
(No client certificate requested)
by mail.kernel.org (Postfix) with ESMTPSA id 485BE61151;
Sat, 3 Apr 2021 11:29:52 +0000 (UTC)
Received: from 78.163-31-62.static.virginmediabusiness.co.uk ([62.31.163.78]
helo=why.lan)
by disco-boy.misterjones.org with esmtpsa (TLS1.3) tls
TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384
(Exim 4.94)
(envelope-from <maz@kernel.org>)
id 1lSeTO-005R95-4v; Sat, 03 Apr 2021 12:29:50 +0100
From: Marc Zyngier <maz@kernel.org>
To: linux-arm-kernel@lists.infradead.org, kvm@vger.kernel.org,
kvmarm@lists.cs.columbia.edu
Cc: James Morse <james.morse@arm.com>,
Suzuki K Poulose <suzuki.poulose@arm.com>,
Alexandru Elisei <alexandru.elisei@arm.com>,
Eric Auger <eric.auger@redhat.com>,
Hector Martin <marcan@marcan.st>,
Mark Rutland <mark.rutland@arm.com>, kernel-team@android.com
Subject: [PATCH v2 0/9] KVM: arm64: Initial host support for the Apple M1
Date: Sat, 3 Apr 2021 12:29:22 +0100
Message-Id: <20210403112931.1043452-1-maz@kernel.org>
X-Mailer: git-send-email 2.29.2
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
X-SA-Exim-Connect-IP: 62.31.163.78
X-SA-Exim-Rcpt-To: linux-arm-kernel@lists.infradead.org, kvm@vger.kernel.org,
kvmarm@lists.cs.columbia.edu, james.morse@arm.com, suzuki.poulose@arm.com,
alexandru.elisei@arm.com, eric.auger@redhat.com, marcan@marcan.st,
mark.rutland@arm.com, kernel-team@android.com
X-SA-Exim-Mail-From: maz@kernel.org
X-SA-Exim-Scanned: No (on disco-boy.misterjones.org);
SAEximRunCond expanded to false
Precedence: bulk
List-ID: <kvm.vger.kernel.org>
X-Mailing-List: kvm@vger.kernel.org
|
| Series |
KVM: arm64: Initial host support for the Apple M1
|
expand
|
This is a new version of the series initially posted at [1], reworking the vGIC and timer code to cope with the M1 braindead^Wamusing nature. Not much has changed, except for the missing irq_ack callback when taking a timer interrupt, which would leave a screaming interrupt. Tested with multiple concurrent VMs running from an initramfs. * From v1 [1]: - Rebased on Hector's v4 posting[0] - Dropped a couple of patches that have been merged in the above series - Fixed irq_ack callback on the timer path [0] https://lore.kernel.org/r/20210402090542.131194-1-marcan@marcan.st [1] https://lore.kernel.org/r/20210316174617.173033-1-maz@kernel.org Marc Zyngier (9): irqchip/gic: Split vGIC probing information from the GIC code KVM: arm64: Handle physical FIQ as an IRQ while running a guest KVM: arm64: vgic: Be tolerant to the lack of maintenance interrupt KVM: arm64: vgic: Let an interrupt controller advertise lack of HW deactivation KVM: arm64: vgic: move irq->get_input_level into an ops structure KVM: arm64: vgic: Implement SW-driven deactivation KVM: arm64: timer: Refactor IRQ configuration KVM: arm64: timer: Add support for SW-based deactivation irqchip/apple-aic: Advertise some level of vGICv3 compatibility arch/arm64/kvm/arch_timer.c | 161 +++++++++++++++++++++---- arch/arm64/kvm/hyp/hyp-entry.S | 6 +- arch/arm64/kvm/vgic/vgic-init.c | 33 ++++- arch/arm64/kvm/vgic/vgic-v2.c | 19 ++- arch/arm64/kvm/vgic/vgic-v3.c | 19 ++- arch/arm64/kvm/vgic/vgic.c | 14 +-- drivers/irqchip/irq-apple-aic.c | 8 ++ drivers/irqchip/irq-gic-common.c | 13 -- drivers/irqchip/irq-gic-common.h | 2 - drivers/irqchip/irq-gic-v3.c | 6 +- drivers/irqchip/irq-gic.c | 6 +- include/kvm/arm_vgic.h | 41 +++++-- include/linux/irqchip/arm-gic-common.h | 25 +--- include/linux/irqchip/arm-vgic-info.h | 43 +++++++ 14 files changed, 290 insertions(+), 106 deletions(-) create mode 100644 include/linux/irqchip/arm-vgic-info.h