@@ -19,17 +19,18 @@
#define PSW_MASK_ON_EXCEPTION (PSW_MASK_EA | PSW_MASK_BA)
+#define CR0_EXTM_SCLP 0x0000000000000200UL
+#define CR0_EXTM_EXTC 0x0000000000002000UL
+#define CR0_EXTM_EMGC 0x0000000000004000UL
+#define CR0_EXTM_MASK 0x0000000000006200UL
+#define CR0_AFP_REG_CRTL 0x0000000000040000UL
+
#ifndef __ASSEMBLER__
struct psw {
uint64_t mask;
uint64_t addr;
};
-#define CR0_EXTM_SCLP 0x0000000000000200UL
-#define CR0_EXTM_EXTC 0x0000000000002000UL
-#define CR0_EXTM_EMGC 0x0000000000004000UL
-#define CR0_EXTM_MASK 0x0000000000006200UL
-
struct lowcore {
uint8_t pad_0x0000[0x0080 - 0x0000]; /* 0x0000 */
uint32_t ext_int_param; /* 0x0080 */
@@ -214,4 +214,4 @@ svc_int_psw:
.quad PSW_MASK_ON_EXCEPTION, svc_int
initial_cr0:
/* enable AFP-register control, so FP regs (+BFP instr) can be used */
- .quad 0x0000000000040000
+ .quad CR0_AFP_REG_CRTL