From patchwork Mon Sep 27 11:42:23 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Anup Patel X-Patchwork-Id: 12519639 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id C8432C4332F for ; Mon, 27 Sep 2021 11:43:15 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id A92AA60F58 for ; Mon, 27 Sep 2021 11:43:15 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234069AbhI0Low (ORCPT ); Mon, 27 Sep 2021 07:44:52 -0400 Received: from esa4.hgst.iphmx.com ([216.71.154.42]:27022 "EHLO esa4.hgst.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234265AbhI0Loh (ORCPT ); Mon, 27 Sep 2021 07:44:37 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=wdc.com; i=@wdc.com; q=dns/txt; s=dkim.wdc.com; t=1632742980; x=1664278980; h=from:to:cc:subject:date:message-id:in-reply-to: references:content-transfer-encoding:mime-version; bh=BQZ1Za9H9U0aUcvgBReFX+tUxwlb3hEC3mtu5JmRPXg=; b=IiFM/b6GIH/2RYC3bKnNV+0JaLNcHkjeRrnqTwZurxcjwC8ITXVyMlHv Fsp/5840uUkQXV7WyXvFa+vb242fMTJfVCXUHISK9fxMApD37zZh+B65r lCmqpK3KS9/mtU1ZHwIzB2+mO4/AhEBPCuCox9SF7JNUr3j3+F8+3cF8A /S2BP5esk8TxIrW+Dacmo5BnabVNtDtbKh5lenEqdvitlhnZrUYxKefwa b9HfqCnhMg0FVU34J6KQPsU1IFNOTcFUV5DHBGxcpHD0/CsXx5BNmbB7g l6odGkyyVLoM+MGxRJ2aBCF2CGVAZ0+JlI4Zex5ySEIWCP08jcJc5frzi Q==; X-IronPort-AV: E=Sophos;i="5.85,326,1624291200"; d="scan'208";a="180126882" Received: from mail-bn8nam12lp2175.outbound.protection.outlook.com (HELO NAM12-BN8-obe.outbound.protection.outlook.com) ([104.47.55.175]) by ob1.hgst.iphmx.com with ESMTP; 27 Sep 2021 19:42:59 +0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=kMQNfE6lDDRR1h6LQbZqNkCkQYcrhp3veOSQpSaYPKpF1bHRoluamfnIPr4rbdoKjim2pFefzjN5vG+XMwmbZPTTB19kC35pCopMMGGeYuuaUAaehtiZaDYZpKra6A81UT3ZxfjVwHynJTB7usJF+ZHpPJVCQVntlJKt8ym0gQD5QHFRhHSAeV3obvuLZJEb/FTzIiTLMmcTwFGS9pQO5KSorioT1p93/lfC1a1P9NgKk3U6nZEeHUSdqgtOsq8mwuP+ZeCKfAj/CaDLUvfl4D/uckoCmoC6xb1f4WjbqHWX6bLbO9qSyEkUiqGhZMZlUYiMJ8Cz5ndLb8xq0eVWoQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=/IR3wBcbUaY52UvbQXJeYgkLVfOx+Vj1u/MVm22uS1s=; b=Ad6qxfHGWHyjKTRrrAZmLN8fjec9LyX2KpJW0UiFlrW2fLmLcOYKNpVj3X1CXhPN65Ite3tlsu8NPXEy7XiCm6KthyJ0jb7oVMjNyxqFOseMOLJl4Pnqz/3uTnB/R5FK7nae+1M0WQ7ftjGx5ARIOCtO971tOYe5kU7WXq4Q6XXsLF2mEgeNqTg8HpB43qBF87S3mj6YDcu06+iPmlbt5giLL7Iu65GC4nYyewlHryB2v5v1/RvsCWu/a2kTNZXoqozsOVuJYRjdvpT8BUK6cYijw8xbnTK0loM5Ea6da+u9X5M7ReiXw7DKRpu5jIaXPV0+a/dTio4ZGSVIMJEP3w== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=wdc.com; dmarc=pass action=none header.from=wdc.com; dkim=pass header.d=wdc.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sharedspace.onmicrosoft.com; s=selector2-sharedspace-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=/IR3wBcbUaY52UvbQXJeYgkLVfOx+Vj1u/MVm22uS1s=; b=jwt0ZPLuSjVyMCuXam1+CcklTVq25JwYQMrvn4gi0fG2V+RUaPzA0N3oLKUpUnQFEd1p0N2pdWiQ7KWv2OJGgHgDnkXCg0vUlt3eVFy/0BQMT42TvjiNsRoLUdny8nxhL+9H8SGIkDT7soY4DC4MMcHN2ArOsrzpZi/HxgEVs9A= Authentication-Results: kernel.org; dkim=none (message not signed) header.d=none;kernel.org; dmarc=none action=none header.from=wdc.com; Received: from CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) by CO6PR04MB7841.namprd04.prod.outlook.com (2603:10b6:5:358::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4544.13; Mon, 27 Sep 2021 11:42:57 +0000 Received: from CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::6830:650b:8265:af0b]) by CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::6830:650b:8265:af0b%6]) with mapi id 15.20.4544.021; Mon, 27 Sep 2021 11:42:57 +0000 From: Anup Patel To: Will Deacon Cc: Paolo Bonzini , Atish Patra , Alistair Francis , Anup Patel , kvm@vger.kernel.org, kvm-riscv@lists.infradead.org, Anup Patel Subject: [PATCH v9 4/8] riscv: Implement Guest/VM VCPU arch functions Date: Mon, 27 Sep 2021 17:12:23 +0530 Message-Id: <20210927114227.1089403-5-anup.patel@wdc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210927114227.1089403-1-anup.patel@wdc.com> References: <20210927114227.1089403-1-anup.patel@wdc.com> X-ClientProxiedBy: MA1PR01CA0173.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::14) To CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) MIME-Version: 1.0 Received: from wdc.com (122.179.75.205) by MA1PR01CA0173.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4544.14 via Frontend Transport; Mon, 27 Sep 2021 11:42:55 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 3cefe86f-35d4-457c-ce73-08d981abf35b X-MS-TrafficTypeDiagnostic: CO6PR04MB7841: X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: WDCIPOUTBOUND: EOP-TRUE X-MS-Oob-TLC-OOBClassifiers: OLM:6790; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: t91vLeJlve0Jsri2+IZwrEjT2PI+mY1Gm0O4HdbUG0cHIMCcMXlQe3Z6KpuVWkOON2XuTRuOpNoo5Hl+H2DpWaCZVcxziZ9iPDhbmew4t6p6+ELW9IxgXdS+JGyc03XPVjPsm13ktsRya7Ra+JrRVFsC4NTUOx+PCs2lcrK+oKcPQHbERggVc3q+c8f0X4GKMQw6QnmSKUKUpHnQD4hnMP0+N72HB2aY3U9xvG8yhybOzLiwQLnEH8w0wZqJiPC7gHyjNpZpkDUI3bY05PN5/CJ3dKeJ79gBxwz76ju1j9ctnERkQEUNwKnTFRRJ+sHSiU2Fybky/+StmoJpy7vdbf80/NyqdMudPUpAuztHUbK92Cnls3a3seb1ASOOToUdLqfbPbD29swilmKE43Oi/wuG+R+O5s83no/1jS3mH7N+YqLki5/bNhRZygrV9EUZ5U6oYZeYg9db+gVGmVqgnZ2wBc5geAoUyIuFVtnBYTJEin5FUEJheL+kalr0IRW2ERC1eHRSERNzTdSWMjMZHvWl03ZYUMbXtBNgukgf3jJ980lUSgRo//HzSCjUSKBBUatt08pIBfPizwyqvSJNbEX6v10sCrl3o0OgpBSHigNfugCwXQ79/T/9RgKgOHhKzbcQGsQKi0znKm32cNQVCRhcXLpnk5r5e5EnQofyVJHDuKFKAJj6ifR64sojDOPwWGxFs2oOnLDuzSIwye7hAA== X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:CO6PR04MB7812.namprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(4636009)(366004)(54906003)(316002)(5660300002)(1076003)(66556008)(83380400001)(30864003)(66946007)(66476007)(36756003)(38100700002)(38350700002)(55016002)(86362001)(508600001)(6916009)(44832011)(8886007)(6666004)(2906002)(8676002)(956004)(2616005)(7696005)(8936002)(4326008)(26005)(52116002)(186003);DIR:OUT;SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: wcAJ4sf2xdhSuPqj1jE8aln6B53pMkX8yhBivTEUlMSklScCbjiDjUF8n4S0cbiHlS1uTtxVUP7MpshtHjygE6AmJDIbkRlBtYW053OUYcTjrPABh5Zf0w5o9gODsaBoLrWREApP48HLbJrFoeRPC8UFUwcX9+HGLLBCjHxZTX0EcncWdKR2EKdl34h5w++KrCxDb6q19kPizNsxbexNkVJVefWenH5Cd+kY8tlzXmLs1WtkMKNM+CSPPkUTDPnH861fIBm2Ny2KHNcszEyqd8ZE6HAUyWd3HOsG4XevHTJgtmQEVT6som6918dTEJWNt/j7u0S5TARg3ZFJ8569LWsGrL/qGQyclWpckKrxnVYSXDe3qE3tulu0fXF5EoFyJwyeJ5qnb8DB8r6vhy8ASE6u6pNH71oHOfxaF4YH4XrH3a9hmpyJCGM15JpBhtohwboLcGydUZLYYAq4QM8yIBt4h87dTfGCnLfV7UeeVWre3VF5jm0ug58C7qIRQAv8bsQRCHhgTGAAuZXqag1YUBQrl5vt/tIGvT6O0A/FnLt6NKjiybv2Ecliml/h7hyf62jkEyMIWr6fJ2SCKuRvXWfqtA8NcRq7SdxUDMuTPryOAqd/wDvOrJzJS2rQ9YNUOrEDf3HoQ9tH/+mwIliKG+lusdjxRcN+seAlXd1f0/fiSBDwXh+Osi5gSVGqiFUQQCmzig8NCoJDCckwGw380m79Lx8FX5vNrC4neNRsj2aD0BdJ3PQcwK2IXaxS6OoBBPNIUxFKre2YvNu9QVrXkCV6y/uqJOnBDywC9hS2w3f0IA9bwEpzKvf8Uv/IeJlzFPYD2v4bTiyQqH+53BVmRVlhYJZuzjQrffOh6eDZDEzbcbeRe35MyiYb8EoyWjoKnv8F6Zyk6cUGJgvQWlwU/AEY009Q4+vSEKthjF17ek3IqIXC4OEbBgmfFMyqG7UL/pf/WCTtbUk8IQVl7AsBRSaxIDilyp+1EgVZ9bui4+HQu8DcS3Fz8NvULIMu5cKCpxinn+4CbX9h6OzKbRbb0DkI4RbjhVBJiwLkZLje+ejTBlS8PpyOIi/Ylx2kYqVXt4/hFaYZidIOOkbNxu+xjOGbtha9sq88dbhxY7OGPk3OAhqyhoNAvp4kXQVWO3nmYZz7cakFj/KZdiHhJlQlcVwlH5Q9yF51I00ziDdWp17pAz+tbUxSjxm6hyS7dV5rl4ABXHVarv6MGOCN5syG4+51CigSw5QPrCvFE0i/u91zZzlFiW+seEwoRWDnBf6TUt9r8U3Jba6hhd+yfbBmU6kNydSoy30JcFYbWlU5zy8M0h6BJcPPvq/4F9+Ot0sr X-OriginatorOrg: wdc.com X-MS-Exchange-CrossTenant-Network-Message-Id: 3cefe86f-35d4-457c-ce73-08d981abf35b X-MS-Exchange-CrossTenant-AuthSource: CO6PR04MB7812.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 27 Sep 2021 11:42:57.5192 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: b61c8803-16f3-4c35-9b17-6f65f441df86 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: X6eT9shcnNlvzdZccSAgMYNO75K7kJ38GFBKpFOGBGFcRU/eM+zWv9Eei/BNoJ3FSBlTTh80j9/xTDHxs9Ncew== X-MS-Exchange-Transport-CrossTenantHeadersStamped: CO6PR04MB7841 Precedence: bulk List-ID: X-Mailing-List: kvm@vger.kernel.org This patch implements kvm_cpu__ Guest/VM VCPU arch functions. These functions mostly deal with: 1. VCPU allocation and initialization 2. VCPU reset 3. VCPU show/dump code 4. VCPU show/dump registers We also save RISC-V ISA, XLEN, and TIMEBASE frequency for each VCPU so that it can be later used for generating Guest/VM FDT. Signed-off-by: Atish Patra Signed-off-by: Anup Patel --- riscv/include/kvm/kvm-cpu-arch.h | 4 + riscv/kvm-cpu.c | 393 ++++++++++++++++++++++++++++++- 2 files changed, 390 insertions(+), 7 deletions(-) diff --git a/riscv/include/kvm/kvm-cpu-arch.h b/riscv/include/kvm/kvm-cpu-arch.h index ae6ae0a..78fcd01 100644 --- a/riscv/include/kvm/kvm-cpu-arch.h +++ b/riscv/include/kvm/kvm-cpu-arch.h @@ -12,6 +12,10 @@ struct kvm_cpu { unsigned long cpu_id; + unsigned long riscv_xlen; + unsigned long riscv_isa; + unsigned long riscv_timebase; + struct kvm *kvm; int vcpu_fd; struct kvm_run *kvm_run; diff --git a/riscv/kvm-cpu.c b/riscv/kvm-cpu.c index e4b8fa5..8adaddd 100644 --- a/riscv/kvm-cpu.c +++ b/riscv/kvm-cpu.c @@ -17,10 +17,88 @@ int kvm_cpu__get_debug_fd(void) return debug_fd; } +static __u64 __kvm_reg_id(__u64 type, __u64 idx, __u64 size) +{ + return KVM_REG_RISCV | type | idx | size; +} + +#if __riscv_xlen == 64 +#define KVM_REG_SIZE_ULONG KVM_REG_SIZE_U64 +#else +#define KVM_REG_SIZE_ULONG KVM_REG_SIZE_U32 +#endif + +#define RISCV_CONFIG_REG(name) __kvm_reg_id(KVM_REG_RISCV_CONFIG, \ + KVM_REG_RISCV_CONFIG_REG(name), \ + KVM_REG_SIZE_ULONG) + +#define RISCV_CORE_REG(name) __kvm_reg_id(KVM_REG_RISCV_CORE, \ + KVM_REG_RISCV_CORE_REG(name), \ + KVM_REG_SIZE_ULONG) + +#define RISCV_CSR_REG(name) __kvm_reg_id(KVM_REG_RISCV_CSR, \ + KVM_REG_RISCV_CSR_REG(name), \ + KVM_REG_SIZE_ULONG) + +#define RISCV_TIMER_REG(name) __kvm_reg_id(KVM_REG_RISCV_TIMER, \ + KVM_REG_RISCV_TIMER_REG(name), \ + KVM_REG_SIZE_U64) + struct kvm_cpu *kvm_cpu__arch_init(struct kvm *kvm, unsigned long cpu_id) { - /* TODO: */ - return NULL; + struct kvm_cpu *vcpu; + u64 timebase = 0; + unsigned long isa = 0; + int coalesced_offset, mmap_size; + struct kvm_one_reg reg; + + vcpu = calloc(1, sizeof(struct kvm_cpu)); + if (!vcpu) + return NULL; + + vcpu->vcpu_fd = ioctl(kvm->vm_fd, KVM_CREATE_VCPU, cpu_id); + if (vcpu->vcpu_fd < 0) + die_perror("KVM_CREATE_VCPU ioctl"); + + reg.id = RISCV_CONFIG_REG(isa); + reg.addr = (unsigned long)&isa; + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (config.isa)"); + + reg.id = RISCV_TIMER_REG(frequency); + reg.addr = (unsigned long)&timebase; + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (timer.frequency)"); + + mmap_size = ioctl(kvm->sys_fd, KVM_GET_VCPU_MMAP_SIZE, 0); + if (mmap_size < 0) + die_perror("KVM_GET_VCPU_MMAP_SIZE ioctl"); + + vcpu->kvm_run = mmap(NULL, mmap_size, PROT_RW, MAP_SHARED, + vcpu->vcpu_fd, 0); + if (vcpu->kvm_run == MAP_FAILED) + die("unable to mmap vcpu fd"); + + coalesced_offset = ioctl(kvm->sys_fd, KVM_CHECK_EXTENSION, + KVM_CAP_COALESCED_MMIO); + if (coalesced_offset) + vcpu->ring = (void *)vcpu->kvm_run + + (coalesced_offset * PAGE_SIZE); + + reg.id = RISCV_CONFIG_REG(isa); + reg.addr = (unsigned long)&isa; + if (ioctl(vcpu->vcpu_fd, KVM_SET_ONE_REG, ®) < 0) + die("KVM_SET_ONE_REG failed (config.isa)"); + + /* Populate the vcpu structure. */ + vcpu->kvm = kvm; + vcpu->cpu_id = cpu_id; + vcpu->riscv_isa = isa; + vcpu->riscv_xlen = __riscv_xlen; + vcpu->riscv_timebase = timebase; + vcpu->is_running = true; + + return vcpu; } void kvm_cpu__arch_nmi(struct kvm_cpu *cpu) @@ -29,7 +107,7 @@ void kvm_cpu__arch_nmi(struct kvm_cpu *cpu) void kvm_cpu__delete(struct kvm_cpu *vcpu) { - /* TODO: */ + free(vcpu); } bool kvm_cpu__handle_exit(struct kvm_cpu *vcpu) @@ -40,12 +118,43 @@ bool kvm_cpu__handle_exit(struct kvm_cpu *vcpu) void kvm_cpu__show_page_tables(struct kvm_cpu *vcpu) { - /* TODO: */ } void kvm_cpu__reset_vcpu(struct kvm_cpu *vcpu) { - /* TODO: */ + struct kvm *kvm = vcpu->kvm; + struct kvm_mp_state mp_state; + struct kvm_one_reg reg; + unsigned long data; + + if (ioctl(vcpu->vcpu_fd, KVM_GET_MP_STATE, &mp_state) < 0) + die_perror("KVM_GET_MP_STATE failed"); + + /* + * If MP state is stopped then it means Linux KVM RISC-V emulates + * SBI v0.2 (or higher) with HART power managment and give VCPU + * will power-up at boot-time by boot VCPU. For such VCPU, we + * don't update PC, A0 and A1 here. + */ + if (mp_state.mp_state == KVM_MP_STATE_STOPPED) + return; + + reg.addr = (unsigned long)&data; + + data = kvm->arch.kern_guest_start; + reg.id = RISCV_CORE_REG(regs.pc); + if (ioctl(vcpu->vcpu_fd, KVM_SET_ONE_REG, ®) < 0) + die_perror("KVM_SET_ONE_REG failed (pc)"); + + data = vcpu->cpu_id; + reg.id = RISCV_CORE_REG(regs.a0); + if (ioctl(vcpu->vcpu_fd, KVM_SET_ONE_REG, ®) < 0) + die_perror("KVM_SET_ONE_REG failed (a0)"); + + data = kvm->arch.dtb_guest_start; + reg.id = RISCV_CORE_REG(regs.a1); + if (ioctl(vcpu->vcpu_fd, KVM_SET_ONE_REG, ®) < 0) + die_perror("KVM_SET_ONE_REG failed (a1)"); } int kvm_cpu__get_endianness(struct kvm_cpu *vcpu) @@ -55,10 +164,280 @@ int kvm_cpu__get_endianness(struct kvm_cpu *vcpu) void kvm_cpu__show_code(struct kvm_cpu *vcpu) { - /* TODO: */ + struct kvm_one_reg reg; + unsigned long data; + int debug_fd = kvm_cpu__get_debug_fd(); + + reg.addr = (unsigned long)&data; + + dprintf(debug_fd, "\n*PC:\n"); + reg.id = RISCV_CORE_REG(regs.pc); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (show_code @ PC)"); + + kvm__dump_mem(vcpu->kvm, data, 32, debug_fd); + + dprintf(debug_fd, "\n*RA:\n"); + reg.id = RISCV_CORE_REG(regs.ra); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (show_code @ RA)"); + + kvm__dump_mem(vcpu->kvm, data, 32, debug_fd); +} + +static void kvm_cpu__show_csrs(struct kvm_cpu *vcpu) +{ + struct kvm_one_reg reg; + struct kvm_riscv_csr csr; + unsigned long data; + int debug_fd = kvm_cpu__get_debug_fd(); + + reg.addr = (unsigned long)&data; + dprintf(debug_fd, "\n Control Status Registers:\n"); + dprintf(debug_fd, " ------------------------\n"); + + reg.id = RISCV_CSR_REG(sstatus); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (sstatus)"); + csr.sstatus = data; + + reg.id = RISCV_CSR_REG(sie); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (sie)"); + csr.sie = data; + + reg.id = RISCV_CSR_REG(stvec); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (stvec)"); + csr.stvec = data; + + reg.id = RISCV_CSR_REG(sip); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (sip)"); + csr.sip = data; + + reg.id = RISCV_CSR_REG(satp); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (satp)"); + csr.satp = data; + + reg.id = RISCV_CSR_REG(stval); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (stval)"); + csr.stval = data; + + reg.id = RISCV_CSR_REG(scause); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (SCAUSE)"); + csr.scause = data; + + reg.id = RISCV_CSR_REG(sscratch); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (sscartch)"); + csr.sscratch = data; + dprintf(debug_fd, " SSTATUS: 0x%016lx\n", csr.sstatus); + dprintf(debug_fd, " SIE: 0x%016lx\n", csr.sie); + dprintf(debug_fd, " STVEC: 0x%016lx\n", csr.stvec); + dprintf(debug_fd, " SIP: 0x%016lx\n", csr.sip); + dprintf(debug_fd, " SATP: 0x%016lx\n", csr.satp); + dprintf(debug_fd, " STVAL: 0x%016lx\n", csr.stval); + dprintf(debug_fd, " SCAUSE: 0x%016lx\n", csr.scause); + dprintf(debug_fd, " SSCRATCH: 0x%016lx\n", csr.sscratch); } void kvm_cpu__show_registers(struct kvm_cpu *vcpu) { - /* TODO: */ + struct kvm_one_reg reg; + unsigned long data; + int debug_fd = kvm_cpu__get_debug_fd(); + struct kvm_riscv_core core; + + reg.addr = (unsigned long)&data; + + reg.id = RISCV_CORE_REG(mode); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (mode)"); + core.mode = data; + + reg.id = RISCV_CORE_REG(regs.pc); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (pc)"); + core.regs.pc = data; + + reg.id = RISCV_CORE_REG(regs.ra); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (ra)"); + core.regs.ra = data; + + reg.id = RISCV_CORE_REG(regs.sp); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (sp)"); + core.regs.sp = data; + + reg.id = RISCV_CORE_REG(regs.gp); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (gp)"); + core.regs.gp = data; + + reg.id = RISCV_CORE_REG(regs.tp); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (tp)"); + core.regs.tp = data; + + reg.id = RISCV_CORE_REG(regs.t0); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (t0)"); + core.regs.t0 = data; + + reg.id = RISCV_CORE_REG(regs.t1); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (t1)"); + core.regs.t1 = data; + + reg.id = RISCV_CORE_REG(regs.t2); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (t2)"); + core.regs.t2 = data; + + reg.id = RISCV_CORE_REG(regs.s0); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (s0)"); + core.regs.s0 = data; + + reg.id = RISCV_CORE_REG(regs.s1); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (s1)"); + core.regs.s1 = data; + + reg.id = RISCV_CORE_REG(regs.a0); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (a0)"); + core.regs.a0 = data; + + reg.id = RISCV_CORE_REG(regs.a1); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (a1)"); + core.regs.a1 = data; + + reg.id = RISCV_CORE_REG(regs.a2); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (a2)"); + core.regs.a2 = data; + + reg.id = RISCV_CORE_REG(regs.a3); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (a3)"); + core.regs.a3 = data; + + reg.id = RISCV_CORE_REG(regs.a4); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (a4)"); + core.regs.a4 = data; + + reg.id = RISCV_CORE_REG(regs.a5); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (a5)"); + core.regs.a5 = data; + + reg.id = RISCV_CORE_REG(regs.a6); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (a6)"); + core.regs.a6 = data; + + reg.id = RISCV_CORE_REG(regs.a7); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (a7)"); + core.regs.a7 = data; + + reg.id = RISCV_CORE_REG(regs.s2); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (s2)"); + core.regs.s2 = data; + + reg.id = RISCV_CORE_REG(regs.s3); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (s3)"); + core.regs.s3 = data; + + reg.id = RISCV_CORE_REG(regs.s4); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (s4)"); + core.regs.s4 = data; + + reg.id = RISCV_CORE_REG(regs.s5); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (s5)"); + core.regs.s5 = data; + + reg.id = RISCV_CORE_REG(regs.s6); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (s6)"); + core.regs.s6 = data; + + reg.id = RISCV_CORE_REG(regs.s7); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (s7)"); + core.regs.s7 = data; + + reg.id = RISCV_CORE_REG(regs.s8); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (s8)"); + core.regs.s8 = data; + + reg.id = RISCV_CORE_REG(regs.s9); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (s9)"); + core.regs.s9 = data; + + reg.id = RISCV_CORE_REG(regs.s10); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (s10)"); + core.regs.s10 = data; + + reg.id = RISCV_CORE_REG(regs.s11); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (s11)"); + core.regs.s11 = data; + + reg.id = RISCV_CORE_REG(regs.t3); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (t3)"); + core.regs.t3 = data; + + reg.id = RISCV_CORE_REG(regs.t4); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (t4)"); + core.regs.t4 = data; + + reg.id = RISCV_CORE_REG(regs.t5); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (t5)"); + core.regs.t5 = data; + + reg.id = RISCV_CORE_REG(regs.t6); + if (ioctl(vcpu->vcpu_fd, KVM_GET_ONE_REG, ®) < 0) + die("KVM_GET_ONE_REG failed (t6)"); + core.regs.t6 = data; + + dprintf(debug_fd, "\n General Purpose Registers:\n"); + dprintf(debug_fd, " -------------------------\n"); + dprintf(debug_fd, " MODE: 0x%lx\n", data); + dprintf(debug_fd, " PC: 0x%016lx RA: 0x%016lx SP: 0x%016lx GP: 0x%016lx\n", + core.regs.pc, core.regs.ra, core.regs.sp, core.regs.gp); + dprintf(debug_fd, " TP: 0x%016lx T0: 0x%016lx T1: 0x%016lx T2: 0x%016lx\n", + core.regs.tp, core.regs.t0, core.regs.t1, core.regs.t2); + dprintf(debug_fd, " S0: 0x%016lx S1: 0x%016lx A0: 0x%016lx A1: 0x%016lx\n", + core.regs.s0, core.regs.s1, core.regs.a0, core.regs.a1); + dprintf(debug_fd, " A2: 0x%016lx A3: 0x%016lx A4: 0x%016lx A5: 0x%016lx\n", + core.regs.a2, core.regs.a3, core.regs.a4, core.regs.a5); + dprintf(debug_fd, " A6: 0x%016lx A7: 0x%016lx S2: 0x%016lx S3: 0x%016lx\n", + core.regs.a6, core.regs.a7, core.regs.s2, core.regs.s3); + dprintf(debug_fd, " S4: 0x%016lx S5: 0x%016lx S6: 0x%016lx S7: 0x%016lx\n", + core.regs.s4, core.regs.s5, core.regs.s6, core.regs.s7); + dprintf(debug_fd, " S8: 0x%016lx S9: 0x%016lx S10: 0x%016lx S11: 0x%016lx\n", + core.regs.s8, core.regs.s9, core.regs.s10, core.regs.s11); + dprintf(debug_fd, " T3: 0x%016lx T4: 0x%016lx T5: 0x%016lx T6: 0x%016lx\n", + core.regs.t3, core.regs.t4, core.regs.t5, core.regs.t6); + + kvm_cpu__show_csrs(vcpu); }