mbox series

[GIT,PULL] KVM/riscv fixes for 6.13 take #1

Message ID CAAhSdy35NO2fUrgER57qgOHRSZYbGLvmKDPjdfpXOP04C1AhMg@mail.gmail.com (mailing list archive)
State New
Headers show
Series [GIT,PULL] KVM/riscv fixes for 6.13 take #1 | expand

Pull-request

https://github.com/kvm-riscv/linux.git tags/kvm-riscv-fixes-6.13-1

Message

Anup Patel Dec. 13, 2024, 3:43 p.m. UTC
Hi Paolo,

We have just one fix related to the HVIEN CSR update
for the 6.13 kernel.

Please pull.

Regards,
Anup

The following changes since commit 40384c840ea1944d7c5a392e8975ed088ecf0b37:

  Linux 6.13-rc1 (2024-12-01 14:28:56 -0800)

are available in the Git repository at:

  https://github.com/kvm-riscv/linux.git tags/kvm-riscv-fixes-6.13-1

for you to fetch changes up to ea6398a5af81e3e7fb3da5d261694d479a321fd9:

  RISC-V: KVM: Fix csr_write -> csr_set for HVIEN PMU overflow bit
(2024-12-06 18:42:38 +0530)

----------------------------------------------------------------
KVM/riscv fixes for 6.13, take #1

- Replace csr_write() with csr_set() for HVIEN PMU overflow bit

----------------------------------------------------------------
Michael Neuling (1):
      RISC-V: KVM: Fix csr_write -> csr_set for HVIEN PMU overflow bit

 arch/riscv/kvm/aia.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

Comments

Paolo Bonzini Dec. 13, 2024, 7 p.m. UTC | #1
On 12/13/24 16:43, Anup Patel wrote:
> Hi Paolo,
> 
> We have just one fix related to the HVIEN CSR update
> for the 6.13 kernel.
> 
> Please pull.
> 
> Regards,
> Anup
> 
> The following changes since commit 40384c840ea1944d7c5a392e8975ed088ecf0b37:
> 
>    Linux 6.13-rc1 (2024-12-01 14:28:56 -0800)
> 
> are available in the Git repository at:
> 
>    https://github.com/kvm-riscv/linux.git tags/kvm-riscv-fixes-6.13-1
> 
> for you to fetch changes up to ea6398a5af81e3e7fb3da5d261694d479a321fd9:
> 
>    RISC-V: KVM: Fix csr_write -> csr_set for HVIEN PMU overflow bit
> (2024-12-06 18:42:38 +0530)

Pulled, thanks!

Paolo

> ----------------------------------------------------------------
> KVM/riscv fixes for 6.13, take #1
> 
> - Replace csr_write() with csr_set() for HVIEN PMU overflow bit
> 
> ----------------------------------------------------------------
> Michael Neuling (1):
>        RISC-V: KVM: Fix csr_write -> csr_set for HVIEN PMU overflow bit
> 
>   arch/riscv/kvm/aia.c | 2 +-
>   1 file changed, 1 insertion(+), 1 deletion(-)
>