From patchwork Thu Jul 2 10:13:23 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lars Povlsen X-Patchwork-Id: 11638417 Return-Path: Received: from mail.kernel.org (pdx-korg-mail-1.web.codeaurora.org [172.30.200.123]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id BE4BB13B6 for ; Thu, 2 Jul 2020 10:15:27 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id DC315207E8 for ; Thu, 2 Jul 2020 10:15:26 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="XK4ItU1d"; dkim=fail reason="signature verification failed" (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="mycAnHT7" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org DC315207E8 Authentication-Results: mail.kernel.org; dmarc=fail (p=quarantine dis=none) header.from=microchip.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:Message-ID:Date:Subject:To:From: Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From:Resent-Sender :Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References:List-Owner; bh=IdzDJaAw7VLn1Rj431mNyJCn3zb9cy3oXVR+dLotk3g=; b=XK4ItU1d6/GEgQ3j5yFLGZfyHY pXJa8eAUbfpCiWUtatNB+A0wqcWl+FDiQAegFL5Ll2nF9Xi+qjwbdoQSXsGi7fASLMakDS/U5MDh8 UOCifpskqK8YeqpqoLGiFaVWQRhtUoEpi18gBjvRYETH0ELv+WQzC0P1tfjmVvVVLJ1Tc3WQEWP7Y L+lrNLhzinnOLV4vLmcsxGCjTpkMRAfYw2TfX4qa1bi2ubBpXtTBgD+181rvuz2TJG6tRU11t38A3 Fu3bfdcYn+KXlKbV6A5CTX0miy0W/Qeo/kUeFblOtGCwVo8t8uXiTN1nKgnLaFQ06TsrGQOXVHezj EudBF9IQ==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1jqwEA-0007Rt-FD; Thu, 02 Jul 2020 10:13:58 +0000 Received: from esa1.microchip.iphmx.com ([68.232.147.91]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1jqwE6-0007Px-EF for linux-arm-kernel@lists.infradead.org; Thu, 02 Jul 2020 10:13:55 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1593684834; x=1625220834; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=8+cmfMl8STke39loCF9+Y2W12FqffVX09lpGcUyOefo=; b=mycAnHT76xMUN5GFqbLE/FGculnM7Jhk1VlXr1C5ZIGs75J2YUEwqate gr5gMNR4D33agYQla4KXBDoTxuzRD1zk0+kpjphAZQoA/PmAHQY8T42vz /wzTP0dXZkEfegiqSBGIEnb1cYeCpiMmZRRS1HuU4DAeEe5T2pY9mXTHz dHc97ENcPsppRW1lYUEh6CmVx7j61InBjKd45PSNFC1uCHsBh/LEBu13q 07S/+2cUD3KLPRyOPGgDi/y5Jl38ncHQf8pfQZxzBbXMx2OQ/BWjLFgsU MHY05ezq2f/ZQ7kMdOdUpCq5y84lQugRy9YoxY2kCAJAVcmjMwTGQTxXZ w==; IronPort-SDR: +wdcuJ+VBDclE695fkpRHK6OplxcpMoJbk5thf8eMgoPu2i6Aw6nS7XMMrOtms3eNHvzw2KC3B BSUuZ7yDc1YlnFKQ4V47xSxgUcYmjRe32aH6Ao3aU6KT/nlI79Bp0EzYgc5sDWuWfXVPHci34o 3n5U43Bb/LjfWCTSWE3BhuEyx8XFkMjIBo4gtRQEd509hpNKQPtcG7WiAgfSOgALVyFQE7/sP1 cmPCJi4wHofADOsHKb/eXMvPyok7iuOVeIVeAUoP8VqcqSrDkNXKZaiU351EaEIUsSenYYJVNB SaU= X-IronPort-AV: E=Sophos;i="5.75,304,1589266800"; d="scan'208";a="85979627" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa1.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 02 Jul 2020 03:13:50 -0700 Received: from chn-vm-ex01.mchp-main.com (10.10.85.143) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1979.3; Thu, 2 Jul 2020 03:13:50 -0700 Received: from soft-dev15.microsemi.net (10.10.115.15) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server id 15.1.1979.3 via Frontend Transport; Thu, 2 Jul 2020 03:13:27 -0700 From: Lars Povlsen To: Mark Brown , Peter Rosin Subject: [PATCH v3 0/8] spi: Adding support for Microchip Sparx5 SoC Date: Thu, 2 Jul 2020 12:13:23 +0200 Message-ID: <20200702101331.26375-1-lars.povlsen@microchip.com> X-Mailer: git-send-email 2.27.0 MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200702_061354_664580_12A993CD X-CRM114-Status: GOOD ( 11.08 ) X-Spam-Score: -2.5 (--) X-Spam-Report: SpamAssassin version 3.4.4 on merlin.infradead.org summary: Content analysis details: (-2.5 points) pts rule name description ---- ---------------------- -------------------------------------------------- -2.3 RCVD_IN_DNSWL_MED RBL: Sender listed at https://www.dnswl.org/, medium trust [68.232.147.91 listed in list.dnswl.org] 0.0 RCVD_IN_MSPIKE_H4 RBL: Very Good reputation (+4) [68.232.147.91 listed in wl.mailspike.net] -0.0 SPF_HELO_PASS SPF: HELO matches SPF record -0.0 SPF_PASS SPF: sender matches SPF record -0.1 DKIM_VALID Message has at least one valid DKIM or DK signature 0.1 DKIM_SIGNED Message has a DKIM or DK signature, not necessarily valid -0.1 DKIM_VALID_AU Message has a valid DKIM or DK signature from author's domain -0.1 DKIM_VALID_EF Message has a valid DKIM or DK signature from envelope-from domain 0.0 RCVD_IN_MSPIKE_WL Mailspike good senders X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Serge Semin , linux-spi@vger.kernel.org, Serge Semin , Lars Povlsen , Microchip Linux Driver Support , linux-arm-kernel@lists.infradead.org Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org This is an add-on series to the main SoC Sparx5 series (Message-ID: <20200615133242.24911-1-lars.povlsen@microchip.com> The series add support for the Sparx5 SoC SPI controller in the spi-dw-mmio.c spi driver. v3 changes: - Added mux support for controlling SPI bus interface. This is new mux driver, bindings and added to sparx5 base DT. - Removed "microchip,spi-interface2" property in favour of "mux-controls" property in SPI controller (sparx5 only). - Changed dw_spi_sparx5_set_cs() to use the mux control instead of directly acessing "mux" register. Associated code/defines moved to mux driver. - Changed dw_spi_sparx5_set_cs() to match other similar functions in signature and avoid explicit CS toggling. - Spun off duplicated NAND device DT chunks into separate DT file. v2 changes: - Moved all RX sample delay into spi-dw-core.c, using the "snps,rx-sample-delay-ns" device property. - Integrated Sparx5 support directly in spi-dw-mmio.c - Changed SPI2 configuration to per-slave "microchip,spi-interface2" property. - Added bindings to existing snps,dw-apb-ssi.yaml file - Dropped patches for polled mode and SPI memory operations. Lars Povlsen (8): spi: dw: Add support for RX sample delay register arm64: dts: sparx5: Add SPI controller and SPI mux spi: dw: Add Microchip Sparx5 support mux: sparx5: Add Sparx5 SPI mux driver dt-bindings: snps,dw-apb-ssi: Add sparx5 support, plus snps,rx-sample-delay-ns property dt-bindings: microchip,sparx5-spi-mux: Add Sparx5 SPI mux driver bindings arm64: dts: sparx5: Add spi-nor support arm64: dts: sparx5: Add spi-nand devices .../mux/microchip,sparx5-spi-mux.yaml | 71 +++++++++ .../bindings/spi/snps,dw-apb-ssi.yaml | 28 ++++ arch/arm64/boot/dts/microchip/sparx5.dtsi | 43 ++++++ .../arm64/boot/dts/microchip/sparx5_nand.dtsi | 32 ++++ .../boot/dts/microchip/sparx5_pcb125.dts | 16 ++ .../boot/dts/microchip/sparx5_pcb134.dts | 1 + .../dts/microchip/sparx5_pcb134_board.dtsi | 9 ++ .../boot/dts/microchip/sparx5_pcb135.dts | 1 + .../dts/microchip/sparx5_pcb135_board.dtsi | 9 ++ drivers/mux/Makefile | 2 + drivers/mux/sparx5-spi.c | 138 ++++++++++++++++++ drivers/spi/Kconfig | 1 + drivers/spi/spi-dw-core.c | 20 +++ drivers/spi/spi-dw-mmio.c | 79 +++++++++- drivers/spi/spi-dw.h | 2 + 15 files changed, 451 insertions(+), 1 deletion(-) create mode 100644 Documentation/devicetree/bindings/mux/microchip,sparx5-spi-mux.yaml create mode 100644 arch/arm64/boot/dts/microchip/sparx5_nand.dtsi create mode 100644 drivers/mux/sparx5-spi.c --- 2.27.0