From patchwork Mon Aug 24 20:30:04 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lars Povlsen X-Patchwork-Id: 11734311 Return-Path: Received: from mail.kernel.org (pdx-korg-mail-1.web.codeaurora.org [172.30.200.123]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id 03951722 for ; Mon, 24 Aug 2020 20:31:05 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id CEEF6206BE for ; Mon, 24 Aug 2020 20:31:03 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="EULVrTeo"; dkim=fail reason="signature verification failed" (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="Gs4EWZM3" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org CEEF6206BE Authentication-Results: mail.kernel.org; dmarc=fail (p=quarantine dis=none) header.from=microchip.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:Message-ID:Date:Subject:To:From: Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From:Resent-Sender :Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References:List-Owner; bh=mewrN3HaV0MNGpF36vlCo56lqiaoIwl3x/MSd7Ko68k=; b=EULVrTeowOhqmxtc3JXHwU2FEn qPdWuzH+rwJCw1k50E9APiG5EfRDNZkJl4ZPIehJuwG6PwI23Lw3TzmNYKwOrJ7sxn+UTzOtwmvmn WGLfTJOUgc2Ea/mnVbK1zyjfXRCbePKRJGSSPN0EAG8R1H81rQIo2qZlyGp9EtPTphd8QctA2LayC KFQRCSUW5rs7djhfavIADTK5xvvcApouLVNgKP1fjMODhbnA8II8Ed+SDjHv4N7RK26FzpLr7Gl5O JSqQgK7caU8Jb+DlMu0WArin+O4fLtScKScEv8hwReBJZwVXEbNZErp67r6TrQiQjR36U3aTGayPw B0q+ou7w==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kAJ6v-0002iI-U8; Mon, 24 Aug 2020 20:30:33 +0000 Received: from esa1.microchip.iphmx.com ([68.232.147.91]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kAJ6t-0002ho-FJ for linux-arm-kernel@lists.infradead.org; Mon, 24 Aug 2020 20:30:32 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1598301031; x=1629837031; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=7oFAii9lyA4lIaQ8JCE+tvw5Jg9aKR2Pa8NNZaZzymw=; b=Gs4EWZM3UehaiGYqJp/prJ+LaRbuqouOgZVFYA4TC6EeF50FgET8EZlx K3D92jDbx60MUno/8lS1OJc2N6XZ1UsIIkUWHAN+Crvm6bwsMLnLaHbb5 mYsWfaBkcgaMsQ/0mu01vZbOxz1vAtRj2Z8eWsmZxB8MMui21u9hGTlYT 8n1/MM5yNEpA5qOFClceCmDDbrTbPbyuMCcDngRjbI4kJQrL0B5l+b9BO /wnL9kU6EfYcNsB/AU563cZLS7DNKSe4O4YhB3Qk6NJDogKTL/1OyxP1A T6XudU2ZuafLX3ixNUOmJ0PgHjSG6XlFwgACd8wQUl7pr7TbZzMsXMSzp g==; IronPort-SDR: Jr42Kf2odZaGMYdGcDDQFr0x4tsxGSQT5OXB4NBYP7JaL0IKHeXgPbnhQMz74q4AaW32COvVcr srbNsYcrPi53SjK4Y+bKuIqxuZqELq2ObB7azUgdTu6W1rN6vR42fRqzja0VOxRh51lPE3BlWG Cqe47QYC4OBQmytUoNmq5yd5SJ/J1YhVcB57i1piBdWlSCSSyYxF0ulCNB+SUw+U0BlIc4hdNe 9zc58zwTcQGlNIRy339rl3rkRpYcT+ciHRuooiig72N1xCWj11EIN6nFHJ0kopJ/QNjEgSparc F4g= X-IronPort-AV: E=Sophos;i="5.76,349,1592895600"; d="scan'208";a="92961876" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa1.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 24 Aug 2020 13:30:28 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1979.3; Mon, 24 Aug 2020 13:30:23 -0700 Received: from soft-dev15.microsemi.net (10.10.115.15) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.1979.3 via Frontend Transport; Mon, 24 Aug 2020 13:29:48 -0700 From: Lars Povlsen To: Mark Brown , Peter Rosin Subject: [PATCH v5 0/6] spi: Adding support for Microchip Sparx5 SoC Date: Mon, 24 Aug 2020 22:30:04 +0200 Message-ID: <20200824203010.2033-1-lars.povlsen@microchip.com> X-Mailer: git-send-email 2.27.0 MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200824_163031_757080_5A63D00C X-CRM114-Status: GOOD ( 14.11 ) X-Spam-Score: -2.5 (--) X-Spam-Report: SpamAssassin version 3.4.4 on merlin.infradead.org summary: Content analysis details: (-2.5 points) pts rule name description ---- ---------------------- -------------------------------------------------- -2.3 RCVD_IN_DNSWL_MED RBL: Sender listed at https://www.dnswl.org/, medium trust [68.232.147.91 listed in list.dnswl.org] -0.0 SPF_PASS SPF: sender matches SPF record -0.0 SPF_HELO_PASS SPF: HELO matches SPF record 0.0 RCVD_IN_MSPIKE_H3 RBL: Good reputation (+3) [68.232.147.91 listed in wl.mailspike.net] -0.1 DKIM_VALID_AU Message has a valid DKIM or DK signature from author's domain 0.1 DKIM_SIGNED Message has a DKIM or DK signature, not necessarily valid -0.1 DKIM_VALID Message has at least one valid DKIM or DK signature -0.1 DKIM_VALID_EF Message has a valid DKIM or DK signature from envelope-from domain 0.0 RCVD_IN_MSPIKE_WL Mailspike good senders X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Serge Semin , linux-spi@vger.kernel.org, Serge Semin , Lars Povlsen , Microchip Linux Driver Support , linux-arm-kernel@lists.infradead.org Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org The series add support for the Sparx5 SoC SPI controller in the spi-dw-mmio.c spi driver. v5 changes: - rx-sample-delay-ns documentation changes from Rob Herring: - Drop superfluous type $ref - Add default value = 0 v4 changes: - Changed snps,rx-sample-delay-ns to snps,rx-sample-delay-ns suggested by Rob Herring (rockchip also has this property). - Added support for controller-level rx-sample-delay-ns value as well as per SPI slave value (rockchip has controller-level property). - Dropped internal mux in favor of suggested spi-mux to control bus inteface selection. v3 changes: - Added mux support for controlling SPI bus interface. This is new mux driver, bindings and added to sparx5 base DT. - Removed "microchip,spi-interface2" property in favour of "mux-controls" property in SPI controller (sparx5 only). - Changed dw_spi_sparx5_set_cs() to use the mux control instead of directly acessing "mux" register. Associated code/defines moved to mux driver. - Changed dw_spi_sparx5_set_cs() to match other similar functions in signature and avoid explicit CS toggling. - Spun off duplicated NAND device DT chunks into separate DT file. v2 changes: - Moved all RX sample delay into spi-dw-core.c, using the "snps,rx-sample-delay-ns" device property. - Integrated Sparx5 support directly in spi-dw-mmio.c - Changed SPI2 configuration to per-slave "microchip,spi-interface2" property. - Added bindings to existing snps,dw-apb-ssi.yaml file - Dropped patches for polled mode and SPI memory operations. Lars Povlsen (6): spi: dw: Add support for RX sample delay register spi: dw: Add Microchip Sparx5 support arm64: dts: sparx5: Add SPI controller and associated mmio-mux dt-bindings: snps,dw-apb-ssi: Add sparx5 support, plus rx-sample-delay-ns property arm64: dts: sparx5: Add spi-nor support arm64: dts: sparx5: Add spi-nand devices .../bindings/spi/snps,dw-apb-ssi.yaml | 21 ++++++ arch/arm64/boot/dts/microchip/sparx5.dtsi | 47 ++++++++++++- .../arm64/boot/dts/microchip/sparx5_nand.dtsi | 31 ++++++++ .../boot/dts/microchip/sparx5_pcb125.dts | 30 ++++++++ .../boot/dts/microchip/sparx5_pcb134.dts | 1 + .../dts/microchip/sparx5_pcb134_board.dtsi | 16 +++++ .../boot/dts/microchip/sparx5_pcb135.dts | 1 + .../dts/microchip/sparx5_pcb135_board.dtsi | 16 +++++ drivers/spi/spi-dw-core.c | 26 +++++++ drivers/spi/spi-dw-mmio.c | 70 ++++++++++++++++++- drivers/spi/spi-dw.h | 3 + 11 files changed, 260 insertions(+), 2 deletions(-) create mode 100644 arch/arm64/boot/dts/microchip/sparx5_nand.dtsi