From patchwork Tue Oct 6 20:03:13 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lars Povlsen X-Patchwork-Id: 11819155 Return-Path: Received: from mail.kernel.org (pdx-korg-mail-1.web.codeaurora.org [172.30.200.123]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id AB8051709 for ; Tue, 6 Oct 2020 20:05:11 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 6B95220760 for ; Tue, 6 Oct 2020 20:05:11 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="yK4uItQU"; dkim=fail reason="signature verification failed" (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="0mozFpyT" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 6B95220760 Authentication-Results: mail.kernel.org; dmarc=fail (p=quarantine dis=none) header.from=microchip.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:Message-ID:Date:Subject:To:From: Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From:Resent-Sender :Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References:List-Owner; bh=+2mu+gXDaqUH5Dfbs9k9Rm7iS1O5rkt6ORTiwk7iGuQ=; b=yK4uItQUnZ3SGhCv+QH98Nehva bNp1qik6Ye5LuJ7d1lDSep+iMIVq1k9k3mxkpaV7XTq2QvA3MNurHt8dS5U0RsZB+Pqn8s1vkVX1B DlS3OMaqWoklJeSq71TE4GKzjRC4+yl+7Ii+suJmzKiRPtjXxOo4Rx4kHW/nkK+8XnjkoFwP2dDH9 6A2UQGTHDEnX+5HaOZRw/g3Fa+TfwvvdT/q5Pl6vlNNTjNlghmDq3KfADNxypimgLEWRhYbl+0Rsl AyuFeTH3y24OpKDqzpubYiI0DPo5kYoAYvNZmWbsny9WsTUy2Vs0ZqcwSMUM2NfAmWAgZcBtjessh oiGSlcWg==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kPtBT-0005ac-Vh; Tue, 06 Oct 2020 20:03:40 +0000 Received: from esa2.microchip.iphmx.com ([68.232.149.84]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kPtBP-0005Ze-D9 for linux-arm-kernel@lists.infradead.org; Tue, 06 Oct 2020 20:03:37 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1602014615; x=1633550615; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=S5Lk5IYNPfklOzkbGG082cbWlD2ByiSYJT6pEWsLLHk=; b=0mozFpyT7E2HVcX9ULpsM7LuPN9m8XLFFvenNbKW47ju1TzItJSf1kDH TzDi53GlKj7775Fun8Cv6dPL3lDDbER3aY+g7DOSpxk3knhLGVO1nF+CP +fYkyev46EDWYtt0ztFTr3aSl8MMmbbOe6fp937KWp1nFuqfBP6bOtn7m 3RH18+ZG+jb0rJ+xU5/ySgbgqzBz0CoC0JPFp2yN6bbrRTsOInyh2cBNh b2LFLigK9/SI1GQH02D5H68P9nWF9s23G/WbP52xq+la1gK4AbW/+jXDj 5yEmRIzM3O7VRkHb0AHeBMJeUr3hdVIxntKNRjfOe6zou+05f2e8dpFRH g==; IronPort-SDR: EjA+WSvRrbWAAKoR1p4KH0TbPBINsfgYSy6WP3BCx9DlLd08m+K4doO6SrNi10ejbEo6WHrxz6 cit0oB1MOCRjUTKEklE8v0Ib427M8rk1jiyDwLO1Ho5r/0WuMedvymQoOnspm3evDuILHE8zfT Rafx0L7nxOnuyV/QoE9QmnEfRIxL9Z+7sLfIgmFDVhbmB6u4ahz6l1i9hWT83FcQkzQGEwomsd Qk7NvbyM95sM4bRnagJFzMh25uzg6KppJqXy9GVbpaDQDYpbV8Mb8GR1twdC6BkQiENd1KYMjz iQc= X-IronPort-AV: E=Sophos;i="5.77,343,1596524400"; d="scan'208";a="91665223" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa2.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 06 Oct 2020 13:03:32 -0700 Received: from chn-vm-ex03.mchp-main.com (10.10.85.151) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1979.3; Tue, 6 Oct 2020 13:03:31 -0700 Received: from soft-dev10.microsemi.net (10.10.115.15) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server id 15.1.1979.3 via Frontend Transport; Tue, 6 Oct 2020 13:03:30 -0700 From: Lars Povlsen To: Sebastian Reichel Subject: [PATCH v2 0/3] power: Add reset support for Microchip Sparx5 SoC Date: Tue, 6 Oct 2020 22:03:13 +0200 Message-ID: <20201006200316.2261245-1-lars.povlsen@microchip.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20201006_160335_562848_42A19E44 X-CRM114-Status: UNSURE ( 9.97 ) X-CRM114-Notice: Please train this message. X-Spam-Score: -2.5 (--) X-Spam-Report: SpamAssassin version 3.4.4 on merlin.infradead.org summary: Content analysis details: (-2.5 points) pts rule name description ---- ---------------------- -------------------------------------------------- 0.0 RCVD_IN_MSPIKE_H3 RBL: Good reputation (+3) [68.232.149.84 listed in wl.mailspike.net] -2.3 RCVD_IN_DNSWL_MED RBL: Sender listed at https://www.dnswl.org/, medium trust [68.232.149.84 listed in list.dnswl.org] -0.0 SPF_PASS SPF: sender matches SPF record -0.0 SPF_HELO_PASS SPF: HELO matches SPF record -0.1 DKIM_VALID Message has at least one valid DKIM or DK signature 0.1 DKIM_SIGNED Message has a DKIM or DK signature, not necessarily valid -0.1 DKIM_VALID_AU Message has a valid DKIM or DK signature from author's domain -0.1 DKIM_VALID_EF Message has a valid DKIM or DK signature from envelope-from domain 0.0 RCVD_IN_MSPIKE_WL Mailspike good senders X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, Alexandre Belloni , linux-pm@vger.kernel.org, linux-kernel@vger.kernel.org, Microchip Linux Driver Support , linux-arm-kernel@lists.infradead.org, Lars Povlsen Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org This adds reset support for the Sparx5 SoC, using the ocelot reset driver. Changes in v2: - Dropped the parts for resetting the switch core upon load time - controlled by the 'microchip,reset-switch-core' DT property. Lars Povlsen (3): dt-bindings: reset: ocelot: Add Sparx5 support power: reset: ocelot: Add support for Sparx5 arm64: dts: sparx5: Add reset support .../bindings/power/reset/ocelot-reset.txt | 7 ++- MAINTAINERS | 1 + arch/arm64/boot/dts/microchip/sparx5.dtsi | 10 ++++ drivers/power/reset/Kconfig | 3 +- drivers/power/reset/ocelot-reset.c | 55 +++++++++++++++---- 5 files changed, 60 insertions(+), 16 deletions(-) --- 2.25.1