From patchwork Thu Oct 8 11:52:13 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Ujfalusi X-Patchwork-Id: 11822751 Return-Path: Received: from mail.kernel.org (pdx-korg-mail-1.web.codeaurora.org [172.30.200.123]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id 3785314D5 for ; Thu, 8 Oct 2020 11:52:29 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id C286720B1F for ; Thu, 8 Oct 2020 11:52:28 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="2VFUpStn"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=ti.com header.i=@ti.com header.b="nrNS/Xwr" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org C286720B1F Authentication-Results: mail.kernel.org; dmarc=fail (p=quarantine dis=none) header.from=ti.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:Message-ID:Date:Subject:To:From: Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From:Resent-Sender :Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References:List-Owner; bh=cgW1M/rPhEYSsuEPa0x3J/QaRIdQaR6M9tsmVXuHiuM=; b=2VFUpStnN8dpKvuUQ5ISismKxz 3VLfIXulryLzeJm0RVDy/yZwKp13nQiX4W83sBDPni1ZW3+dNaL2ro+pHVtNqozZEzr6pT3Bv6/iE 0dylJMpZxCNhtfbYs+0C86Fvj+QhSZo8lFevXYBlpQG1n4klLzzqIykLGm5jXKp63AemaJSxyCmSA gtXKy1ZyB2rWcu14lap0MerAf4qrA4InPWObW0PCbBkvJEvgmGStovFHAWZE+EOUT5bQexRmHsRvP 4Tc33pHJPQ9+SZ4Pknvdsnx5EWdxc9Z2p4tyTudSNtkCzjYqrUiKRbaerYUMwBcbq9G7ud1dsB+7w 19R4JKIQ==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kQUT0-0005Uf-NN; Thu, 08 Oct 2020 11:52:15 +0000 Received: from fllv0015.ext.ti.com ([198.47.19.141]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kQUSv-0005TM-QS for linux-arm-kernel@lists.infradead.org; Thu, 08 Oct 2020 11:52:11 +0000 Received: from fllv0035.itg.ti.com ([10.64.41.0]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 098Bq64c025479; Thu, 8 Oct 2020 06:52:06 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1602157926; bh=7dgJfPLex37eGB2NZcjoXV8iawA0xqDdBl6Lrfvdi5g=; h=From:To:CC:Subject:Date; b=nrNS/Xwr9TDkt4NFexilcYOYokyr4i4uuvRDNTPnlxyXk5pzIRLHYn13J7QY+Ieul 4CgmZEDMYN/UHkBKZoyL31rIEFirOT3VJuqUPdnvVjT2pDwq3aHqhEbAD4J/9Crlds lQGlG1phcXY22PQhCSzgVkmTfmbybGHULHfgsZqc= Received: from DLEE103.ent.ti.com (dlee103.ent.ti.com [157.170.170.33]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 098Bq6RD003493 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Thu, 8 Oct 2020 06:52:06 -0500 Received: from DLEE103.ent.ti.com (157.170.170.33) by DLEE103.ent.ti.com (157.170.170.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3; Thu, 8 Oct 2020 06:52:06 -0500 Received: from fllv0039.itg.ti.com (10.64.41.19) by DLEE103.ent.ti.com (157.170.170.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3 via Frontend Transport; Thu, 8 Oct 2020 06:52:06 -0500 Received: from feketebors.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0039.itg.ti.com (8.15.2/8.15.2) with ESMTP id 098Bq3s2083508; Thu, 8 Oct 2020 06:52:04 -0500 From: Peter Ujfalusi To: , , , Subject: [PATCH v2 00/11] firmware/soc: ti_sci, ringacc/inta: Preparation for AM64 DMA support Date: Thu, 8 Oct 2020 14:52:13 +0300 Message-ID: <20201008115224.1591-1-peter.ujfalusi@ti.com> X-Mailer: git-send-email 2.28.0 MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20201008_075210_398644_A810CDD4 X-CRM114-Status: GOOD ( 16.23 ) X-Spam-Score: -2.5 (--) X-Spam-Report: SpamAssassin version 3.4.4 on merlin.infradead.org summary: Content analysis details: (-2.5 points) pts rule name description ---- ---------------------- -------------------------------------------------- -2.3 RCVD_IN_DNSWL_MED RBL: Sender listed at https://www.dnswl.org/, medium trust [198.47.19.141 listed in list.dnswl.org] -0.0 SPF_PASS SPF: sender matches SPF record 0.0 SPF_HELO_NONE SPF: HELO does not publish an SPF Record -0.1 DKIM_VALID Message has at least one valid DKIM or DK signature -0.1 DKIM_VALID_AU Message has a valid DKIM or DK signature from author's domain 0.1 DKIM_SIGNED Message has a DKIM or DK signature, not necessarily valid -0.1 DKIM_VALID_EF Message has a valid DKIM or DK signature from envelope-from domain -0.0 DKIMWL_WL_HIGH DKIMwl.org - High trust sender X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: grygorii.strashko@ti.com, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org Hi, Changes since v1: - Use AM64X as family name in patch 11 - Added Reviewed-by tag from Grygorii for patch 6-10 The series prepares the ti_sci, ringacc, inta to support the new DMAs introduced with AM64. Separate series has been sent for the inta irqchip driver (v2): https://lore.kernel.org/lkml/20200930074559.18028-1-peter.ujfalusi@ti.com/ Patches for the DMA support will be based on this series due to build and feature dependencies. To support the new DMSS we need to change the ti_sci ring config API in order to be able to support the new parameters needed in the future. We also need to add support for the second range in RM as along with the AM64 support, the resource allocation is going to change for existing SoC which used only the first range for resource allocation. The tx_tdtype support has been also missing from ti_sci for a long time and the AM64 specific extended_ch_type depends on the existence of it in the message struct. Santosh: if you plan to take this series for 5.11, then can you create an immutable branch which I can refer to Vinod for the DMA patches I'm going to send soon. Regards, Peter --- Peter Ujfalusi (11): firmware: ti_sci: rm: Add support for tx_tdtype parameter for tx channel firmware: ti_sci: Use struct ti_sci_resource_desc in get_range ops firmware: ti_sci: rm: Add support for second resource range soc: ti: ti_sci_inta_msi: Add support for second range in resource ranges firmware: ti_sci: rm: Add support for extended_ch_type for tx channel firmware: ti_sci: rm: Remove ring_get_config support firmware: ti_sci: rm: Add new ops for ring configuration soc: ti: k3-ringacc: Use the ti_sci set_cfg callback for ring configuration firmware: ti_sci: rm: Remove unused config() from ti_sci_rm_ringacc_ops soc: ti: k3-ringacc: Use correct device for allocation in RING mode soc: ti: k3-socinfo: Add entry for AM64X SoC family drivers/firmware/ti_sci.c | 213 ++++++++----------------- drivers/firmware/ti_sci.h | 72 +++------ drivers/soc/ti/k3-ringacc.c | 93 +++++------ drivers/soc/ti/k3-socinfo.c | 1 + drivers/soc/ti/ti_sci_inta_msi.c | 12 ++ include/linux/soc/ti/k3-ringacc.h | 5 + include/linux/soc/ti/ti_sci_protocol.h | 85 ++++++---- 7 files changed, 212 insertions(+), 269 deletions(-)